Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Designers normally create nets or groups of nets to assign constraints. This leads to nets rules, net class rules, and net class to class rules. As the size of physical symbols (footprints) is reducing, the need for region specific rules is also increasing.
When all these constraints are applied, the amount of memory consumption by the Allegro PCB Router increases. In 16.5, proper use of Net class and Net-class to class rules and region rules can significantly reduce the memory consumption.
Read on for more details…Until 16.3, each region specified in Allegro PCB Editor was defined separately for each layer in the Router. The same applied for the Region Class. For example, on a board with 20 signal layers with only net rules defined, the corresponding do file would have 20 lines which would define a region for each layer. The numbers would multiply with net class and net class to net class rules.
Region Definition Syntax
In 16.5, SPECCTRA has been enhanced to handle region rules for all signal layers or specified layers.This figure describes the "define region" syntax: Smaller Data Files
Take an example of a very simple region defined on all layers in Allegro PCB Editor in the SPB16.3 version and exported to the Router. The region definition was done on each layer as shown below: Now take a look at the definition of same region in the 16.5 version: In addition, prior to the 16.5 release, the constraints were defined for each of the layer specific regions. In this example, the constraints become more simplified as they need to be defined only on one region.
The auto router has been enhanced to understand the new region definitions and route accordingly. This leads to much less memory consumption and much faster routing.
Performance Improvement -Sample Test Results: Key Points Using Region Rules
As always, I look forward to your comments regarding these improvements.
Jerry "GenPart" Grzenia
There's some good documentation available here -
There's also a training course available:
i want some details of pcb editor of footprint creation details please make some guide of footprint creation of different parameters
The enhancement is very useful for very high number of multi-layer PCB and minimizes dramatically the file for the PCB Router. The "region rule" can be applied also to classical 6L-PCB, 8L-PCB or 10L-PCB, optimizing the design time.
I consider this is a strong feature for complex, multi-layer boards.