Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Allegro PCB Editor has been enhanced in the 16.5 release with three (3) additional DRC checks and an enhanced DFA utility for a 4th DRC entry, and now allows backdrilling from any layer.
Read on for all the details …
Max Neck Length DRC
Presently, the Max Neck Length constraint is applied on a per-segment basis for CLINEs in a routed design; each segment is measured independently within a necked section and compared to the constraint value. As long as each individual segment is less than the max length, no violation is deemed to exist. For CLINE necks that span more than a single segment, each individual segment may be shorter than the length constraint while the total length of the necked section may exceed the constrained length without report of violation.In 16.5, the behavior of the Max Neck Length DRC is changed to constrain the cumulative length of necked sections to not exceed the prescribed Max Neck Length value. This is a behavioral change and there is no way to use the old methodology.
Duplicate Drill hole DRC check
Redundant drill hole checks are deemed to be an important resource for users interested in incorporation of design for fabrication (DFF) methodologies early in the product design process. Redundant drill holes can be created inadvertently through operations such as design element copy (import subdrawing). Unnecessary and potentially damaging fabrication steps can be eliminated by flagging drill hole redundancies.New Design level check detects duplicate drill holes spanning the same layers and are based on the following: • Duplicate drill holes may be based on the same or different pad stack definitions. • Simple overlaps (non-identical drill locations) are excluded from this definition.• Drill holes must share all the same layers to be considered duplicate.
This check is set in the Design Mode UI and the DRC identifier is DH:
Minimum Metal to Metal Clearance DRC
The New Design level check ensures minimum metal to metal clearance is met. This check aligns Allegro PCB Editor closely with CAD/CAM tools as well as checking occurrences of spacing errors as a result of certain spacing modes being accidentally set to OFF. This check may be best served running near design completion as it will produce redundant DRCs in most cases assuming your entire spacing suite of modes is set to ON. This is set in the Design Options folder. You must also enable the DRC check in the Design Modes UI:
Net Short Report
Net shorts are currently reported as spacing DRCs with a value of 0. It can be difficult to discern spacing issues (air gap) from actual shorts. Designers tend to view shorts as the higher priority item to address. A new "traffic light" has been added to the Status form and a new report can be executed to display nets which are shorted:
The DFA spreadsheet now supports a 4th DRC entry to accommodate requests for separate values for Side to End and End to Side. In the example below, both represent a "Side to End" condition where different values need to be applied:
DFA Table Updates • DRC syntax enhanced to support 4th entry. (End to Side)• The symbol considered the "Reference Symbol" is located in the "column". • If "End to Side" value is not present, the DRC uses the "Side to End" value for both conditions. • When comparing two identical symbols, only the "Side to End" value is used. End to Side is considered superfluous.• When down-revving the database to 16.3, the Side to End value is ignored by the DRC system.
Backdrill (Any Layer)
Backdrilling was introduced in the 15.7 release. Since its introduction there have been various enhancement requests related to extra clearance requirements and back off distance to the target layer. For 16.5, backdrilling capability in Allegro is enhanced to allow any layer to any layer configurations. Currently backdrilling is restricted to starting from the top or bottom layer. Due to board composite construction techniques used with some HDI and sub-laminate designs this need has become more critical.
I look forward to your input about these new capabilities.
Jerry "GenPart" Grzenia
Thanks for this, those are also very useful screenshots.