Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The 16.5 PCB SI product’s rectangular mesh scheme is used for shapes, cutouts, slots, anti-pads and voids within shapes. The mesh cell size you pre-specify is the maximum cell size ,and the system will automatically adjust/reduce the cell size if necessary. You can ignore the meshing for anti-pads and small shapes/voids through the Preferences settings.
Read on for more details …
All analysis functionality is available on the main PDN Analysis GUI:
In the mesh dialog, there is a brief description for meshing and all functions:
Selecting the Preferences button brings up the Preferences form:
The General tab sets many of the default values. The Simulation tab sets the frequency range and maximum number of points for frequency-domain analysis, duration time, and time step for time-domain analysis. The top section of the Field Solver tab contains the settings for mesh generation:
The Mesh settings are one area of settings where a tradeoff between accuracy and performance is set. The default settings are for a Regular mesh with all voids in shapes included in the mesh. If you select the Ignore option from the following drop-down list, then all anti-pads of vias/pins will be ignored during the meshing. If you select the Include option, then all anti-pads of vias/pins will be meshed exactly:
You can ignore small island shapes or small voids by specifying a value for Ignore all shapes/voids less than:
This value is a scale factor of the maximum mesh cell size you specified (fine, regular or coarse or custom size). Start the mesh by selecting the Mesh button on the Power/Ground Plane Meshing form:
Once the meshing is started, you will see a progress dialog appear and then the PDN Audit Results:
Depending on your layer settings or specific design configuration, you may not see any mesh displayed in your design:
To aid in reviewing any PDN results including mesh generation, it is recommended that you pin the Options and Visibility fold out window panes in the PCB SI canvas:
The Options panel displays the type of analysis run and allows you to cross probe to the canvas and select the layer to review. Use the Review pull-down in the Options panel to review a specific layer of interest in the design. Select the mesh in the canvas to see the net name appear in the Options panel:
Please share your experiences using this new 16.5 capability.
Jerry "GenPart" Grzenia