Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In the Allegro PCB SI 16.5 release, static IR drop analysis has been integrated into PDN (power delivery network) analysis, with several new features added, such as current density display and the display of current direction.
Read on for more details …
Analyze Menu To invoke Static IR Drop analyze, select Analyze > Static IRDrop Analysis at the bottom of the PDN Analysis form:
This will open the following window:
Field Solver Preferences
If you select the Preferences button and select the Field Solver tab, you can see the field solver options in the bottom section:
In this tab, you can select to use the full wave model (for high frequencies) or equivalent circuit (for low frequencies) since this option does not affect static IR drop analysis (Static IR drop will calculate the resistor with equations based on the mesh). You can ignore some layers which will ignore all shapes of the specified layers during the modeling. The ambient temperature will be used for static IR drop analysis and PI analysis, the surface roughness is used for PI analysis, and the debye model can be used for future model extraction.
Saving Analysis Results
By default, the analysis results will be saved using the .brd file name with different extensions. If you want to run multiple simulations for the same board file with different settings, you can change the session name for each simulation to store the results. Otherwise, the previous results will be overwritten by the new analysis. Select the Session button in the Static IRDrop Analysis dialog. This will open the Session Name dialog:
The Options pane in Allegro PCB SI contains information specific to IRDrop analysis:
The default layer to Review is Top. This layer may or may not have any shapes on it for the DC Nets that are being analyzed. Use the Review pulldown in the Options pane to select a specific layer in the design:
The color contour that appears depends on several factors: the actual analysis results, the threshold values set in the main dialog, and the Color Legend.Selecting a point on a net that was analyzed will display the value at that location in the Options pane:
To see the display options for static IR drop, right click in the PCB SI canvas to see the menu:
The Set reference command allows you to pick a reference point in the design which will be graphically displayed on the canvas. Subsequent probe points will be displayed in the Options pane with the actual drop value at that point and the relative voltage value to the Reference point. In the Options pane, select the Color Legend radio button, and you will see the following:
In previous releases, this legend was fixed. To change the color legend, select the Custom button in the Options pane to open the Color Legend dialog:
You can set different color legends for different result (current, voltage, impedance, density, and temperature rise) by selecting the Format pulldown and the Method options. Use the RMB menu to select the other Display options for IRDrop analysis - Display Mesh, Display Current, Display Density, and Display TempRise. If you are just running IR Drop, it is not necessary to run the Mesh analysis separately. The mesh that was generated for IR Drop can be accessed using RMB > Display Mesh. If you RMB select 3D EMViewer, the 3D result will be displayed in the 3D EMViewer:
Please share your experiences with this new 16.5 capability.
Jerry "GenPart" Grzenia
I found that I can re-assign colors in the Color Dialog, but it does not change the legend.
I checked with one of our PCB SI Customer Support experts and they state -
"Currently we cannot assign the red color to a negative value"
Thanks Jerry. The problem I see is a mesh overlap where a shape (VDD) wraps around a GND via also within a shape. I reduced the pad size on the TOP layer that has the overlap from 20mils to 15mils. After that change the mesh will run on the TOP layer without a overlap error. Is there a way to invert the colors? I assigned each power pin in my bga to a source and made the VRM output a sink so I could see the pin current. I would like a large negative current to be red rather than blue. The color legend custom dialog will not let me make red -5A for example.
Please look at page 63 in the documentation located at -
I am trying to use the Static IR analysis on a mobile PC board. One of the problems that I am encountering is the Error -- meshing overlapped founded for shapes on layer 0 at xx,yy.
I have set the mesh dimensions to 4mils which is smaller than the gap where the mesh overlap occurs.