Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In some designsflows, you need to connect two plane shapes on the same net, but on different layers, together with vias in order to improve connectivity. These “shorting” vias are placed in a regular pattern across the overlapping areas of the shape, in such a way as not to interfere with any routing on layers between the two shapes.
The 16.6 Allegro Package Designer (APD) product now provides a mechanism for constructing these arrays of shape-to-shape shorting via arrays, deleting them, and updating them as the design progresses.
Read on for more details …
You first select the two shapes to be shorted together. This will update the form fields to restrict the padstacks available, and, if parameters already exist for this shape pairing, will optionally load the existing via array values. You can customize any fields as necessary on the form, and finally presses the “Add Vias” or “Remove Vias” button to perform the desired operation.
Note: If the two selected shapes already have a via array between them, it will be cleared before generating a new array.
Manufacture > Shape Via Shorting:
The RMB popup menu, shown below, contains the standard Done, Oops, and Cancel items. As well as entries for add vias and for remove vias:
Below we have a substrate with GND planes on the Surface and Base layers that we would like to connect with seed vias:
We bring up the Shape Shorting Via Array tool and set it as needed. Select the two shapes to be shorted on the work surface and then select the Add Vias button:
The shapes are now shorted together per our settings:
Please share your experience using this new capability!
Jerry "GenPart" Grzenia