Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Placement and routing have always been an integral part of printed circuit board design. The productivity of the product is often (if not always) achieved best if the PCB has a proper placement of the components and effective routing to support the placement. With the increased complexity of the designs and smaller board sizes, routing of signals has become more challenging. Designers are always looking for ways to ease routing complexity and hence reduce the turnaround time.
At a broad level there are 2 steps required to do the swapping:
1. Preparing the schematic and library for pin swapping.
2. Perform the required swapping on the PCB Board file.
Preparing the schematic & library for pin swapping
Fig 1. Package properties dialog box showing PinGroup assignment.
Specify a unique number in the PinGroup column for specific pins you want to swap within the gate/function. Only pins with the same value of PinGroup can only be swapped. For example, if all input pins are allowed to be swapped, specify a value of 1 to all input pins and 2 to all output pins for the PinGroup property, as shown in Fig 2.
Fig 2. User Properties dialog box at Library level
As per the above example, you are allowed to swap the pins across all 4 sections. If you want to restrict the pin swapping across some sections only, the value of SWAP_INFO should be changed accordingly. For e.g.: SWAP_INFO = (S1+S2),(S3+S4) will allow pin swapping between section 1 (S1) & section 2 (S2) and not with the other 2 sections (i.e. S3 and S4). Similarly, Pins between section 3 (S3) & section 4 (S4) can only be swapped within the 2 sections.
Fig 3. Create Netlist Dialog Box
Note: If you do not generate the board file during netlist creation, you could import the schematic logic to Allegro PCB Editor using the option File > Import > Logic command from within the PCB Editor.
Fig 4. Pin Swap command in PCB Editor
a. Select the pin on the footprint that needs to be swapped.
b. PCB Editor highlights the other available pins that can be swapped with the selected pin (from step #a). If no pins are highlighted, read the command window at the bottom for an appropriate message.
c. Select the pin from the highlighted group. Right Click > Done, to complete the swap operation.
Fig 5. All swappable pins are highlighted in PCB Editor
Refer to the complete AppNote for a detailed procedure about each of the steps involved in the process and also to learn more about the following:
@Hossein1357, Did you package the schematic after adding the PinGroup properties? The PinGroup properties needs to be transferred to the netlist and then the netlist should be re-imported into the brd file. If you still see the issue, kindly generate a case from http://support.cadence.com and one of the AEs will work with you.
I have tried pin swap but it didn't work. Although, I defined a PinGroup for my device pins in schematic and gave them a positive value it doesn't work in PCB editor. I always receive below message:
Pin is not swappable because the swap code is zero ... pick again.
how can i enable the pin swap option in concept hdl?
To make pins swappable, go to the schematic in Capture, left click on the logic gate you want to make swappable, go to the Edit menu and select Part. The part editor will be displayed. In the part editor select View → Package from the menu bar. You will see all the gates in the work space. Now select Edit → Properties from the menu bar to display the Package Properties spreadsheet