Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Allegro Design Entry CIS provides a new feature called NetGroup, which offers an easy-to-use and more flexible method of connecting schematic symbols in complex designs using the concept of bundling and connecting signals/nets.
What are NetGroups
A NetGroup is a heterogeneous collection of nets. A NetGroup can have scalars (wires), vectors (buses), or a combination of both scalar and vector nets. It can also have other existing NetGroups as members. For example, you can collect together a large number of signals on a page of a schematic into a NetGroup. You create an off-page connector and then connect all the signals on the NetGroup to the signals on another page.
Types of NetGroups
In Allegro Design Entry CIS, NetGroups are classified as:
1. Named NetGroup 2. Unnamed NetGroup
As the name suggests, to create a named NetGroup, you must define a name first and then associate the NetGroup members. NetGroup members can be scalars, buses, or NetGroups.
A named NetGroup can be used across a design or can be exported to other designs for reuse. Generally, organizations upgrade their designs with small modifications for which they may want to maintain different designs. If any functionality is common across different designs and demands to have the same set of NetGroups, then the export/import functionality of the NetGroup reduces the design cycle considerably.
Where to Use Named NetGroup
If you have a clear idea about bundling of signals, then you can use a named NetGroup. For example, assume there are 100 signals (nets) in a complex design in which 15 signals can be grouped together to provide required connectivity. In such cases, it is appropriate to choose a named NetGroup.
Unnamed NetGroups can be created without assigning a name and without assigning members. A system-generated default name is assigned for the unnamed NetGroups, such as @@UNNG, which can be changed later. The benefit of an unnamed NetGroup is that you first create an empty definition and then add signals as required. While you cannot instantiate the associated NetGroup definition elsewhere in your design (or page), you can reference the NetGroup on other pages within the same schematic.
Where to Use Unnamed NetGroup
For scenarios where there is no idea about the bundling of signals (that is, which signals should be part of the NetGroup and which should not), it would be appropriate to use unnamed NetGroups instead of named NetGroups. For instance, consider that there are 100 nets in a complex design. Since there is no fixed rule as to which nets should be part of a NetGroup, it is a good choice to use an unnamed NetGroup and later add the members (signals) on the fly, as per the requirement, to achieve the desired connectivity.
Comparing Named vs. Unnamed NetGroups
Advantages of NetGroups
A NetGroup can be re-used, which saves lot of valuable time creating different designs. This can be done by creating hierarchical parts or using export/import as described below:
a. Choose Place - NetGroup from tool bar menu
b. Select the check box of the required NetGroup that needs to be exported and select Export NetGroup
NetGroups can be transferred from front to back like defined buses on a schematic page. In Constraint Manager, NetGroups are represented as a bus object, as shown in the following figure.
NOTE: NetGroups are not supported in the back to front flow.
In the SPB_16.6 release, a new feature called NetGroup Pin (as highlighted in below snapshot) has been provided to add a NetGroup Pin in a hierarchal block. When you define the NetGroup, one exit point is created that holds the signals for all the entry points. This exit point is referred to as the NetGroup Pin. After adding the hierarchal pin in a hierarchal block, select that block, and from the pop-up menu choose Synchronize Down to generate the corresponding NetGroup Port on the referred schematic page.
NOTE: This functionality is not present in SPB 16.5 release.
Refer to the AppNote for the detailed step-by-step procedures on using the NetGroup functionality, and various other aspects that are not covered in the blog above.
Click here for the AppNote.
Note: The above link can only be accessed by Cadence customers who have valid login credentials for Cadence Online Support (http://support.cadence.com/).
Naveen KonchadaCadence Customer Support