Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
If you design substrates with one or more open cavities, be they laminate, ceramic, or even leadframe packages, 16.6 is the release you definitely want to pick up and try! To learn more about just how easy it is to create and modify your cavities, in addition to how they are integrated into all aspects of your design flow, read on!
When you have dies that need to be placed into an open cavity of your package substrate, there's no easier tool for doing so than SiP Layout XL. Once you bring your die in, run the die stack editor command.
In 16.6, you have all new controls for specifying the layer that the stack sits on (based on which the tool can compute the depth of the cavity for you). You can also control the clearance from the die stack's extents to the edge of the cavity. For stadium style cavities with exposed bond fingers, setting an expansion value gives you just the right stadium shelf exposure on each new layer of the design.
Best of all, if you modify your stack or any of the dies, spacers, or interposers in it, SiP Layout will automatically adjust the cavity outline to maintain your settings. So, you don't need to give a second thought to adjusting the thickness of a dielectric layer, getting an ECO for a die that includes a size change, or even moving the entire die stack to a new position on the substrate. Your cavities will dynamically compensate for all these changes and more!
Not only can you place dies and die stacks into cavities and have those cavities automatically adjust when the stack changes size; you can also bond to fingers exposed on internal layers of the substrate in a stadium style cavity.
All you need to do to start bonding to these cavity-exposed bond fingers is to set the wire bond global setting for finger placement in cavities, as you can see in the image here:
Once you've done that, the system will allow you to define fingers on internal substrate layers, bond to them, and push/shove them. Not only that, you get the full suite of Assembly DRC checks to ensure proper clearances between fingers and cavity edges, too.
Seeing Your Cavities in 3D
Now that you've bonded your cavity-mounted die to fingers on an internal layer, you probably want to admire your handiwork (and verify wire to die and cavity edge clearances in true 3D). Do this by bringing up the 3D Viewer with dielectrics displayed and you'll see not just your die placed at its proper height - you'll see the exact outline of the cavity, as well:
Need to DRC against the cavity outline? No problem! You can define 3D DRC rules for one (or all) of your wire profiles versus the cavity edge and see right away if you have any problems.
Being able to design, view, verify, and simulate your package substrate with the actual cavity shapes cut from the substrate layers gives you even more design options for your next package. So, pick up a copy of 16.6 and try it out for yourself!
Have a comment? We'd love to hear from you!