Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Recently, an article was published in Chip Scale Review by Cadence product manager Kevin Rinebold talking about maximizing the value of silicon interposer technology using system planning (see page 30). Today’s semiconductor technologies help meet the challenges of developing electronic products that are smaller, more efficient, lower cost, use less power, and in less time to the market. Achieving these objectives requires technology tradeoff and compromise.
With the ongoing discussion of 3D-IC and the promise of a higher level of integration, smaller form factor, and a faster design cycle, it also brings additional thermal, timing, and power management challenges. As companies evaluate the trade-offs of power, performance cost, and time to market, many are choosing to adopt “2.5D” technology.
2.5D IC/SiP using a silicon interposer and TSVs
However, 2.5D technology also brings new challenges to the industry. One of them is silicon interposer, which is used to provide higher density interconnection. While much discussion in the industry is around TSV construction, how to optimize the whole system -- including the silicon interposer -- to get the best performance with the lowest cost needs serious consideration.
If the die and package are not considered when implementing a silicon interposer, the chip-interposer and interposer-package connectivity can adversely impact performance and add cost to the overall system. That’s why considering silicon interposer as a part of the overall system in the context of chip, package and board is crucial for the 2.5D design. A comprehensive system view and connectivity optimization can reduce the number of signal crossovers in the overall system. The interposer can be validated against design specifications through route feasibility in conjunction with system signal integrity and power integrity analysis. In the end, the optimized silicon interposer can be passed to IC implementation tools for final routing and manufacturing preparation.
There are several aspects that need to be considered when performing system planning among chip, interposer, package and board, which set several requirements to the system planning environment. In this article, Kevin discussed a couple of major requirements for system planning environment.
Most importantly, system planning environment should contain system hierarchy and data management capability, which will allow users to use data of various sources and formats; as well as the ability to simultaneously manage and interact with multiple designs across the die, package, interposer and board. Comprehensive system planning also requires co-analysis capabilities to support power, signal and emissions design. To read the full article, please see page 30 of this issue of Chip Scale Review here.