Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Somewhere out there is an IC package designer who has been given design guidelines and cannot possibly meet the maximum layer constraints. You probably know this guy or gal (let's call her a gal). What is she supposed to do? Should she increase the number of layers and keep on tracking with the design guidelines? Probably not. More layers means more cost, and the typical package designer will not have that kind of authority.
So, the fall back will be to break a few of the guidelines. But which ones? Do we call in the experts and ask which of these design strategies imposes the least risk? If the experts are available, that would be a good approach. But if the experts are busy (and they always are) any choice she makes on her own may feel like a bad choice. But, what if she has a tool that allows her to assess the risk associated with breaking those rules? Wouldn't it be nice to have that assessment capability available at her fingertips?
While IC companies typically have separate teams for physical design and electrical analysis, Cadence now provides a design and analysis environment that allows exchanging information between the teams. In addition, the integrated design and analysis environment lets the design team use a few of the easier features in the analysis tools so that our IC Package designer can make an educated guess as to which strategy will impose the least risk on her design.
On the flip side, the analysis experts can choose to play what-if games with the layout to see the effects that physical edits to the design have on the electrical performance. This integrated environment is available in the Allegro Sigrity Integration (ASI) 16.6 release and streamlines the flow from Allegro Package Designer (APD) / SiP Layout designs to Sigrity's electrical analysis tools, such as XtractIM.
The following video demonstrates the IC package assessment capability in ASI 16.6. If video fails to open, click here.
With an easy to generate electrical assessment report of first-order accuracy, along with cross-probing functionality between the layout and the assessment report, our IC package designer will be able to easily assess her package design based upon the electrical specification provided by analysis team and devise a strategy where a few guidelines can be broken, but the electrical integrity of the design is within spec. And as you saw from the video above, the knowledge required to generate that assessment report is pretty minimal. All the set up information is physical dimensions familiar to our package designer such as solder ball/ C4 bump profile parameter, package type, and selected nets. And to make things easier, all the required setup data is made available to her in a step by step workflow.
This flow provides IC Package designers a nice opportunity to expand their contribution beyond pure physical design to valuable electrical design assessment. This is sure to increase her value to the overall team as well as reduce the design cycle time.
Let us know your experiences with the XtractIM design assessment feature and the integration to APD and SiP Layout.
Related Blog Posts
Allegro Sigrity Makes its Debut at DesignCon 2013
Simultaneous Switching Noise Analysis - The Earlier the Better
Why Cadence Bought Sigrity - And How it May Change PCB Analysis