Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
I wanted to share some experiences I had with SpectreRF-Turbo and Parasitic reduction on a recent large benchmark. The things I learned may be helpful to anyone who wants to get the most out of turbo and parasitic reduction.
Available in MMSIM7.0.1 and later for RF, turbo accelerates simulation in three ways: 1) by more efficiently evaluating the BSIM3 and BSIM4 devices, 2) the matrix is handled more effeciently and 3) turbo divides the job accross multi-core machines.
Parasitic reduction reduces the RC matrix on a nodal basis, but does not currently reduce the L and K parasitics. If you are going to extract L and K, its best to create regions where the L and K are critical and just extract them in those regions. This helps the RC reduction to be more efficient.
In the ADE window, go to Setup->Turbo/Parasitic Reduction...
1) Errpreset = Do not Override (default)
2) Multithreading = Auto (default)
3) Parasitic Reduction options = RF
4) One more setting that helps trim out the small resistors. In the ADE window, go to Simulaton->Options->Analog and go to the bottom of the list where it says "Additional Arguments". Type: rshort=.001 in the field. Extraction tools tend to dump out a ton of really small resistors (< 1 mohm) and this trims those out without affecting the solution.
We are working on a way to trim the small K elements as well with a new parameter. I will keep you posted on that, but it should be out very soon.
The sweet spot for Turbo and Parasitic Reduction is large designs with BSIM devices. As a typical example, I have seen reductions from 8h to 1.5h and memory usage go from 58G to 19G on a very large receiver with 23K devices and 365K parasitic devices. I have also used parasitic reduction on a large circuit with no parasitics and found a substantial speed up. This is due to the fact that the parasitic reduction works on a nodal basis and not just on nets with parasitics. Using turbo/parasitic reduction on small circuits with low device count has small gains as you might imagine.
I hope this helps. If you find this kind of post helpful, I will continue to put up "Best Practices" posts to share insights as we uncover them.
Hello Jurgen... Extraction tools, such as Cadence's QRC, can extract resistors (R), capacitors (C), inductances(L) and cross-coupling inductances(K). Extracting inductance can be very important for RF circuits such as VCOs, LNAs, PAs and any circuit that using inductance for frequency tuning. Inductance is difficult for a SPICE type simulator to handle, so the number of inductors needs to be minimized by only extracting inductance in necessary regions and trimming the really small ones.
Good stuff. What do you mean by "small K elements", by the way?