Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Back in early May, I wrote that it was Not Too Early to Start Thinking About DAC 2009. Well, now it is too late to start thinking about it, and it is time to start acting by making plans to get to San Francisco.
One of the events I will attend is the Virtual Platform Workshop. Workshop organizer Soha Hassoun recently posted an article on Gabe on EDA that raises some interesting questions. Trying to blend the world of chip design with embedded software is a topic that comes up over and over for conferences. It seems every semiconductor company is going in this direction, and I have covered the topic in many of my blog posts here on cadence.com. Software engineers are probably not naturally drawn to attend DAC, but on the other hand we need some good attendance to demonstrate that engineers are interested in topics that blend the hardware and software disciplines. There is a great opportunity for verification engineers to make the jump from RTL simulation and drive the next level of verification at the Virtual Platform level. Experts are needed to understand modeling techniques, Virtual Platform assembly, mixed hardware/software debugging techniques, system level verification methodologies, and more. The ability to construct and utilize Virtual Platforms for verification by bringing them to embedded software engineers to improve overall system quality is an excellent topic to research at DAC before heading home with new ideas to improve verification. After all, the Virtual Platform is really a verification tool. In a sense, it's just a simulator, and using it to run embedded software is just another way to do verification by finding bugs or proving there are no bugs. Hardware stimulus and checking are still required as well as all of the metric-driven flows used today in hardware verification.
I'm sure you will be soon overwhelmed with information about DAC. Good luck sorting though it, and make sure to come out and support all of the Virtual Platform related activities at DAC. This is a great conference to interact with other engineers on the topic and there will be plenty of ways to do it during the week.