Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Can you think of a more critical application for system-level verification than making ABSOLUTELY CERTAIN a missile carrying nearly 5 Megatons of nuclear payload doesn't have any "bugs"? We've all seen enough James Bond and Superman movies to understand what can happen with "wayward" missiles!
So I wanted to point out a very good article appearing in this month's issue of Evaluation Engineering. It describes how a team of engineers at Draper Labs used a verification flow from Matlab Simulink --> Virtutech Simics --> Cadence Palladium, to test/validate the new (and very complex: four flight-computers with multiple sensor subsystems) inertial guidance system for the Trident missile. You will appreciate the utter and total lack of marketing hyperbole ("written by engineers, for engineers" is their motto! :-)
Cadence has a tight partnership with Virtutech to enable exactly what the Draper Labs engineers did (among other things).
In principle, the Draper team followed the same system-level verification approach Cadence has implemented under the label of "TLM-driven Verification using OVM" for SoCs: Starting at a high level of abstraction (such as Matlab, C/C++), at each development stage, engineers use progressively higher fidelity/more exact models of their system components to validate their design with greater confidence and accuracy. The goal is to do as much verification as possible at higher levels of abstraction, where simulation is faster, and bugs usually more obvious. "Detailed verification" is then performed at the lower levels of abstraction on those areas that couldn't be thoroughly verified at the higher level. The "secret" is understanding how to manage the reuse of testcases/testbenches throughout the process in a manner that minimizes duplication/repetition of verification effort, yet covers the entire space the needs to be verified.
Many engineers in commercial industry have been dismissive in the past of their colleagues in the Mil-Aero domain. What many of them don't realize is that the SoC development challenges causing so much angst at semiconductor companies today, System Engineers in Mil-Aero have been tackling for 50+ years! Compared to Mil-Aero, most "best commercial practices" today appear "seat-of-the-pants". But with commercial SoC development NRE costs approaching Mil-Aero levels (at $100M+), the days of "seat-of-the-pants-semiconductor-engineering" are probably over.
Maybe it's time for commercial IC designers to borrow a few pages from their Mil-Aero colleagues' playbook?