Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Today I'm running a guest article written by Henry Von Bank of Posedge Software, a Cadence Verification Alliance Partner. For some background refer to the interview I did with Henry back in November 2008. Henry has been working on advanced system verification using Incisive Software Extensions (ISX) and Virtual Platforms, and shares some of his ideas and techniques below.
At Posedge Software, one of the things we have often considered is whether tools or methodologies from one discipline would work well for another. After working in both hardware and software development, there are definitely cases where I have liked some tools for software development better than the comparable hardware tools. One of the first projects I worked on was a code editing tool for hardware languages that provides features available in many software development environments.
In hardware verification, one of my favorite concepts is a scoreboard. For anyone not familiar with this concept, a scoreboard is a data structure/class used to track the state of a device, and check that for a given input, the output matches (and often checks if it is in the correct order). There are a number of examples out there for creating a scoreboard with UVM. I find this to be a very intuitive way of organizing a verification environment (VE), and wondered how this would work for software verification. My research revealed very little on using a scoreboard for software verification, although similar concepts are probably used, but with different terminology.
When performing software testing/verification for a PC application, or running on the target embedded hardware, it would be difficult to implement a scoreboard directly. You would need to modify the target software extensively to catch the relevant events occurring, which could add a significant amount of overhead. Not to mention the chance that this instrumentation altered the behavior of the program. However, it becomes much easier to implement this type of VE when using a virtual platform.
Open Virtual Platforms (OVP) includes a library of processor models and allows you to integrate these models into SystemC virtual platforms to model a variety of systems. One of my favorite features of OVP, and one of the most powerful, is intercepts. An intercept is a mechanism that lets you transparently add instrumentation to your environment, such that you can be notified when a particular function is called, or if a certain variable, register, or memory location is read or written to. OVP can also be integrated with Incisive Software Extensions (ISX) to create a complete HW/SW verification environment.
So what would a software verification scoreboard implemented with OVP and ISX look like? Below is a block diagram of a verification environment that was used to test a device driver. The hardware design is modeled as a virtual platform, while the testbench is implemented as an e verification environment. ISX, along with OVP intercepts, are used for stimulus and the various monitors.
For most software testing, the stimulus is usually a call to a function. This is the primary purpose of ISX. In this example, it might be to call the driver initialization function, which would in turn set the values of some variable in the software, and write to registers in the peripheral. A sequence of events like the following might occur:
The above case is very similar to how scoreboards are used in hardware verification, and this concept is being used in some system-level verification environments. However, this approach could also be used further up the software stack. For example, in the Linux kernel there are a number of subsystems such as virtual memory, schedulers, or hardware subsystems like USB, which have a relatively small number of entry points. These may be good targets for this type of verification, as these systems can often be abstracted down to a relatively simple behavioral model.
Another area that may be a good fit for scoreboarding would be concurrency, and multi-threaded/multi-processor applications. This parallelism is a major challenge in software development, but is something that the hardware world has been dealing with for a long time, in part by using methodologies and mechanisms like a scoreboard.
Henry Von Bank