Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
In my last post I briefly mentioned that when designing
hardware with SystemC, you do not need to allocate logic to register
boundaries. And I said that was a blog post for another day.
The first step is to separate the core
functionality of the block from the way it interfaces to the system. So if you
were designing an MPEG decoder, the decoding algorithm would be the core
functionality. If it used AXI to communicate with the system, the AXI
protocol would be the interface.
You can then describe the core using purely "untimed" SystemC.
This is nice because you can focus on describing and verifying the algorithm
itself, not worrying about how it will be implemented to meet the spec of a
particular application. If you want to add some wait() statements to represent
where you know you will need latency, that's fine. But you don't need to
distribute them across logic, you can just stack them. That would be a
The interface to the system in most cases is dependent on
protocol timing. So the interface would be cycle-accurate SystemC. Yes, being
cycle-accurate means that simulation will run more slowly than if it were
purely untimed, but you need that amount of timing fidelity to cover a large
swath of your verification plan (you do start every project with a vPlan, don't
you?). This SystemC model still runs
significantly faster than verifying interfaces at the RT Level, but for another
order of magnitude speedup, you can swap out the cycle-accurate interface to
use a Transaction-Level Model (TLM).
TLM basically abstracts the signal-level details of a
communication protocol into a function call. This function call specifies the attributes of
a payload -- the command, address, data, enables, etc. So instead of having to
wiggle individual signals in the proper order, you just issue a function call
to, say, read data. Using this more abstracted version simplifies design, speeds
verification runs, and perhaps most importantly makes debugging waveforms much
During synthesis, this TLM model gets refined to its
corresponding signal-level model. The
advantage of SystemC as a language is that you have complete flexibility to
quickly and accurately describe any complex protocol. For commonly used bus protocols such as AXI
or OCP, you can simply plug and play from a pre-verified TLM library.
Back to my previous post -- the nice thing about all this is
that it is all contained in SystemC, and provided you write synthesizable
SystemC, it can all be synthesized by a single tool like C-to-Silicon Compiler.
So here is a case where we are partitioning the design, but this is to enable
portability by separating the computation from the communication. You could
describe everything in one module, but that would limit where you could use
your core. And in any case, it is all one language, one synthesis flow.
What exactly is
synthesizable SystemC? I think that will be my next topic.