Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
How important is the software market to Cadence and as an element of the EDA360 vision? Important enough that Cadence is sponsoring several relevant sessions at the upcoming Design, Automation, and Test in Europe (DATE) conference in Grenoble, March 14-18, 2011. If you're anywhere near Grenoble in March, these are must-see events!
First there is a panel on the confluence of virtual platforms, the use of IP-XACT for assembly, and their potential for changing the RTL-based SoC design flow, on Tuesday, March 15, from 16:15-17:15.
ET02: "What is missing to enable global IP collection, assembly, and virtual platform distribution?"
The domains of RTL design, virtual platforms, high level synthesis, and
IP assembly automation are converging to enhance the productivity and
reliability of system level design methodology. A significant number of
companies are creating RTL IP catalogs and leveraging assembly
automation to rapidly produce incrementally innovative SoCs. Virtual
platforms are enabling a growing practice pre-RTL software development.
High level synthesis is increasing the productivity to create new RTL
IP. The confluence of these forces is creating a plethora of
opportunities, and presenting several challenges. This panel will
explore and debate the priorities and benefits of these emerging trends
and discuss the following questions:
TS-1: Tool Seminar: "Unifying IP-XACT platform assembly with virtual platform modeling"
goals for IP-XACT have expanded from RTL IP warehousing and easier SoC
assembly. As virtual platform adoption has grown, the natural need
arises to assemble TLM IP into a virtual platform, and refine it into
the resulting RTL SoC. This tutorial will highlight the creation and
assembly of SoCs starting from virtual platforms, key decisions to be
taken, and potential issues to avoid.
And finally, there will be a panel discussion on trends in software verifcation and organizations, on Wednesday, March 16, from 1100-1230.
6.8 PANEL SESSION – Embedded Software Debug and Test
complexity of embedded software is steadily increasing. The growing
number of processors in a system and the increased communication and
synchronization of all components requires scalable debug and test
methods for each component as well as the system as a whole.
Considering today’s cost and time to market sensitivity, it is important
to find and debug errors as early as possible and to increase the degree
of test and debug automation to avoid quality losses. These challenges
are not only requiring new tools and methodologies but also
organizational changes, since the hardware and software developer have to
work closer together to achieve the necessary productivity and quality
gain. The panel will discuss new strategies in hardware and software
development to make embedded software more reliable and easy to debug.
It should be a very interesting conference. Don't miss your DATE with Cadence!