Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The Universal Asynchronous Receiver/Transmitter (UART) is
one of the oldest hardware peripherals, and yet it is is still present in many embedded
systems created today. I'm not sure when it was invented, but Wikipedia says it was designed by Gordon Bell at DEC for the PDP series machines. It
was present on the original IBM PC, and is still present in most SoC designs. UARTs can be found on boards like the ARM Versatile Express and Panda. Even mobile devices which don't seem to have any RS-232 connectors
sticking out may have UARTs inside for things like Bluetooth and Infrared
The recent article on Creating SystemC TLM-2.0 Peripheral Models
used a UART as an example to describe the Virtual System Platform model creation flow, and it
occurred to me I could share some more concepts of what can be done with a UART
in Virtual Platforms.
One of the reasons why the UART is so universal is because
it can be used for many tasks. In fact, most systems have multiple UARTs
because they have multiple purposes. A recent SoC I looked at had 6 of them. One
of the things I like most about Virtual Platforms is the opportunity to do many
kinds of programming. Sure, modeling hardware is interesting. It's also
interesting to work with operating systems and software stacks like embedded
Linux, Android, and FreeRTOS, but one of the most interesting things is to see all of the
different and creative ways people come up with to build the environment around
the hardware models of a Virtual Platform. Last year, I asked a Virtual Platform user (embedded software engineer) how he interacted with his simulated software. His response was through the UARTs. In fact, everything he did to control and communicate with the simulation was via a UART.
To illustrate, I'm going to write a short series of articles
on the applications of the UART in Virtual Platforms. I'll look at four ways
Virtual Platforms interact with UARTs.
Below is a simple block diagram of the UART. Assume the UART model
was generated from a register description and behavior was added to implement
UART functionality. The UART communicates by sending data and receiving data.
For the Virtual Platform we assume rx is a byte of data coming into the UART
model (receive data) and the tx is a byte of data being transmitted out from
the UART (send data). A real UART may have additional signals like Clear
to Send (CTS) and Request to Send (RTS), but we won't worry about these in a
Some of the UART connections we will look at are:
Connecting to an xterm for an interactive
Using telnet to connect to the UART for an
Using a socket to connect gdb and its remote
debugging protocol to a gdbserver running in the simulated target system
Bridging a UART to an RTOS logging program
running on the host machine
There may be other ideas you can think of or other ways you
used the UART in the past so feel free to share them, and be sure to check back soon for more articles on the venerable UART.