Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
During the planning phase for SoC designs, teams have to choose whether to "make or buy" the pieces of IP that will compose the SoC. The drivers of this decision are well-chronicled in a recent article by Ann Steffora Mutchler, appropriately titled "Make vs. Buy". I won't re-hash it here, though I might add one choice: reuse. Except for startups, most chip designs have IP internally that they can re-use from previous projects. The ability to re-use blocks is often lacking, as new process nodes or applications have different requirements, or perhaps the block was not designed for re-use in the first place. I wrote a post a couple months ago that detailed why designing with SystemC TLM enables more re-use. But that post did not venture into "what could this mean?"
Let's re-visit each piece of the "make vs. re-use vs. buy" decision and speculate on the impact on each of moving to higher-level abstraction design:
"Make". Designing and verifying at a higher-level of abstraction speeds the time-to-verified RTL. Plus it allows for broader micro-architecture exploration, meaning you have more room to make the IP more competitive. This makes the "make" option more attractive from a cost/risk point of view, provided that you have the expertise in-house to design the type of IP in question.
"Re-use". As I not-so-succinctly described in my blog post on this topic, designing IP with SystemC TLM will reduce the effort required to re-use that IP. So it makes the "re-use" option more attractive, provided that the IP is available from a previous project. But if the bar is lowered for the "Make" decision, and high-level synthesis makes IP easier to re-use, it's possible that over time, design teams will have more IP available to them from internal sources than they do today.
"Buy". As design teams can more easily "make" and "re-use", doesn't that mean there will be less need to "buy"? In some cases, yes. It goes back to whether you have the core competency to design this type of IP. If not, then you still buy it. If you do have the expertise, then you examine whether this particular IP block something that will differentiate your chip. If the answer to that is "yes", then it is likely you want to design your own differentiation.
But where there are clear market leaders -- for instance providers of processor cores, graphics cores, memory controllers, etc -- then you would still want to buy from them. Or if there's a particular standard or ecosystem requirement on your chip, then buying typically makes more sense. But in the rest of the cases where you do have the expertise, even though the IP does not differentiate your chip, designing it and re-using it across projects with high-level synthesis may lead to a long-term cost savings. It would depend on comparing how much it would cost to buy it versus the effort it would require to design it, and how much you could re-use it on future projects. High-level design, verification, and synthesis changes the inputs to that calculation.
So it seems like the growing adoption of TLM-driven design and verification is changing the dynamics of the "make vs. re-use vs. buy" decision. The question is, how radically? I'm not sure, but it seems that one very positive effect is that this can become more of a strategic business decision rather than an engineering resource constraint decision. That would be a great improvement from where we are today.