Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
DAC 2012 kicked off yesterday with the annual DAC Reception followed by Gary Smith's keynote detailing challenges in EDA. For system-level design there was some really good news, but also some interesting detailed refinement on how much effort virtual prototyping for enablement of software development really takes.
Good news first. Gary put the 2011 EDA market in 2011 at $4,989M with a growth of 12% over 2010. Gary Smith EDA (GSEDA) remains optimistic for 2012, estimating the market to grow to $5,635M at a 12.9% rate. For electronic system-level design he put up the following chart:
Gary sees the ESL market as being in the knee of the hockey stick, having grown from $262M in 2010 to $460M in 2012 - that is a 75% growth year over year. He quoted Brian Bailey's prediction that we would enter ESL through verification and confirmed that most of the growth comes from advanced verification techniques including hardware/software verification.
Note that this is backwards looking data. Knowing GSEDA's methodology in which they query all vendors for last year's data, this is quite exciting for system-level design and verification and in very much in tune with my own "Energizer Bunny" reflection on how DAC 2012 will look like.
The other piece of Gary's talk dealt with the users of virtual prototypes. Gary called 2012 the year of the silicon virtual prototype, which is the one at which RTL is assembled and from which RTL implementation can commence from. Two silicon virtual prototypes were differentiated, the first one being the one at which design starts, hardware accelerators are added and transaction models are developed. It is the design of the in-house platform. The second silicon virtual prototype is the one in which existing RTL blocks are inserted, SystemC blocks are synthesized and the design is completed and verified. The output here is the golden RTL netlist. In previous discussions I had with Gary on this it has become clear to me - and I agree with the reasoning - that we better get this silicon virtual prototype adopted in mainstream as it is the basis and target for the next level - i.e. system-level design flows.
In parallel to the silicon virtual prototype driving hardware implementation, the software virtual prototype is enabling the software world and hardware/software architecture development. According to Gary the challenge is that there are actually four different virtual prototypes, serving four different users with four different specifications and four different price points:
We see these use models from customers every day - I think they are correctly specified. We specifically see the separation between architecture and software/marketing enablement. The dilemma in the architecture world is that in order to make the right decisions, especially for processor selection and interconnect configuration, users often need - or at least request - a level of accuracy which is hard to replicate at the C/C++ or M level. For instance, ARMs AMBA Design or the interconnect configuration tools provided by Arteris and SONICS, have many configuration parameters and generate the RTL automatically. Performance validation but increasingly also more and more architecture decisions for interconnect are then made at the RT-Level.
The other question is whether the industry can afford four different virtual prototypes for enablement. All of these need to be modeled and - more importantly - verified. As I had stated many times in the past, this will only work if the virtual platform becomes part of the natural mainstream development flow, i.e. is not an afterthought to specifically enable software development or marketing and product definition interaction with the customer.
This remains a fascinating field and will for sure keep us occupied for a couple of DACs to come. The good news is that offerings like our System Development Suite and Virtual System Platform play right here in this market. We have at this DAC already 11 partners and customers publicly talking about their use models. You can find the details in my own "Energizer Bunny" overview of DAC 2012.
I am looking forward to seeing you in San Francisco!