Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
The proceedings from the recent CDNLive! event in Israel recently became available, and you can access them with your Cadence.com account login.
The paper entitled "High-level Synthesis on Video Processing ASIC" delivered by Yaniv Fais and Michael Zarubinsky of Freescale gives a great look into their group's adoption of C-to-Silicon Compiler high-level synthesis and their application of it on a video accelerator.
For anyone considering a move from RTL-based design up to SystemC-based, it is a must-read. First it highlights the benefits of moving up in abstraction through a simple example, showing how you can quickly explore different micro-architecture implementations for a simple code snippet. Then it goes on to show a code sample from their project and how they explored their options using the C-to-Silicon GUI, for example:
The paper finishes with a nice summary of the benefits as well as a balanced look at the challenges they faced in evolving their methodology to a higher level of abstraction. Suffice to say, their experiences align with other customers we have heard from at our most recent C-to-Silicon user group in Japan and the recent DAC panel on high-level synthesis.
And to hear these types of papers presented in the future and to be able to speak directly to customers that have been through these experiences, register for a local CDNLive! conference: