Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The winter holiday season is that special time of year when we get bombarded with catalogs, emails, television commercials, banner ads, store displays, and any other method to get our attention on something that somebody is trying to sell. Having been trained as an engineer, I'm able to filter a lot of it out because it has no benefit to me or does not solve a problem I have. Do I really need a $3000 zero-gravity massage chair? Maybe somebody does (actually, this is on my son's wish list, apparently he has stress as well as a problem with gravity). But all I see are a bunch of features that I'm not sure I really need -- my favorite being the color LCD display on the remote that shows the massage's progress. I guess the lesser models just show a spinning hourglass?
I do have a soft spot for those famous "As Seen on TV" product commercials, because they go to great lengths to create a problem that the product solves. Here is a highlight reel of these contrived problems.
Unfortunately, our industry faces real challenges. In the past year we have seen large semiconductor vendors re-focus from the highly-competitive mobile processor market to focus on longer-lifecycle products such as embedded devices for automotive, industrial, and "smart" home devices. We have seen systems companies in-sourcing chip design in order to create more differentiation in their products, even if they didn't already have in-house chip design expertise.
We have been working closely with some of these companies as they transform themselves. High-level synthesis is a key technology for speeding turnaround of short-lifecycle products -- it speeds design and verification for new IP, and makes re-targeting that IP for different applications and processes much easier. It can also help long-lifecycle products save on area (and part cost) by exploring a broader micro-architecture solution space. And HLS helps systems companies create differentiation - instead of having to hire an army of engineers to build and verify low-level RTL, they can focus on developing and verifying concepts and algorithms at the system level and automatically take them into RTL implementation and below.
And just in time for the holiday season, the latest version of C-to-Silicon Compiler is now available. The 12.2 release delivers:
Higher quality of results: C-to-Silicon already meets or beats the QoR of handwritten RTL because it has embedded RTL Compiler production synthesis to guide its high-level optimizations. The 12.2 release adds more precision for higher-frequency designs, along with some additional area optimizations. One beta customer saw a 7% area reduction with the new release (and they use that other RTL synthesis tool) and one very high-speed design saw an area reduction of 14% with better timing.
Ease-of-QoR: Ease-of-use can mean a lot of things ("easy storage!" "one size fits all!" "dishwasher-safe!" "push button!"), but it is meaningless if you can't achieve the QoR that you need to. So our efforts have focused on two areas -- automating the synthesis process as much as possible, and providing quick and useful feedback to help hardware designers make micro-architecture and implementation decisions.
A good example is the new synthesis mode capability in 12.2. It lets you specify based on the code in the SystemC process whether it's already cycle-accurate and should not have added states, whether you want to allow C-to-Silicon to freely add latency cycles so it can meet cycle time and reduce area, and whether to automatically break combinational loops. And the new multi-phase scheduler provides feasibility feedback much earlier in the run so you can focus on the basic issues before getting into more complicated situations and make adjustments much sooner.
Flex Channel enhancements: Flex Channels are direct point-to-point interface IP provided with C-to-Silicon. They contain transaction-level models (TLM) for channels and initiators to easily connect modules or blocks. Because they are at a high-level of abstraction, they simulate very fast and are easy to understand. But they have also been designed and tested to generate good quality of results.
New improvements in 12.2 enabled these models to utilize 100% standard SystemC constructs to describe all levels of abstraction with a single model, with no special wrappers or macros necessary. This means they not only get great QoR through C-to-Silicon, but they can be run in any other tool in your flow that supports SystemC. These C-to-Silicon Flex Channels provide the building blocks to quickly create libraries of complex bus protocols. Customers have been utilizing AXI bus libraries during the past year and getting excellent QoR. Stay tuned for more details in that space...
Coarse-grained clock gating: Because high-level synthesis has a broad view of the control and data flow of a design, it enables higher-level optimizations. For instance C-to-Silicon has the ability to identify more opportunities for leaf-level clock gating than an RTL synthesis tool could, and it generates RTL that is structured so that the RTL synthesis tools can more easily insert clock gating logic (the actual logic still must be inserted in RTL synthesis because it is typically dependent on cell-level timing, area, power, and placement).
Coarse-grained clock gating is the ability to shut off the entire clock network for a given block, so it can yield big power savings. In the 12.2 release, C-to-Silicon can insert coarse-grained clock gating logic based on your input as to what block of logic should be shut off, what the enable condition is, and how you want to implement the gating logic -- for instance C-to-Silicon can instantiate a clock gating-integrated cell (CGIC) from your technology library. Inserting the gating logic at this level is important for micro-architecture exploration and verification purposes.
These are the major themes of the C-to-Silicon 12.2 release, which is available now (hopefully the zero gravity feature will be in the next release!). As always, there are more details on features available in the "What's New" section of the Release Notes in the C-to-Silicon manual. Happy Holidays!