Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Today we issued a Japan-only press release announcing a high-level synthesis joint development program with the University of Aizu. This is Japan's first university-level course teaching high-level synthesis for semiconductor design. Here is the link to the full release, and if you can't read it then Google Translate should help:
This is an important milestone, because while Japan has been the leader in adoption of high-level synthesis for production hardware design, there has been no formalized training program. If you remember the panel discussion at this year's DAC, it was widely agreed upon that the biggest impediment to broader adoption of high-level synthesis is developing the skill set required to be successful.
In short, there have been many hurdles to widespread usage of HLS for chip design, but given the latest generation of tools and methodologies, the last remaining hurdle is the unique skill set required to be successful. Specifically, the input language for HLS if you're using it for production chip design and verification is SystemC, which is a hardware-specific class library for C++. Like RTL synthesis, generating hardware that meets your Quality of Results goals requires hardware micro-architecture expertise. However, most engineers with that expertise are rusty when it comes to C++.
For today's hardware designers and architects, learning C++ and SystemC is not easy. We have had customers do it, but to sufficiently ramp up in C++ requires a few months of effort, which is difficult given today's lean staffing levels and demanding schedules. There are a lot of great resources out there for learning the language and methodology. But for today's hardware designers the one resource that is often lacking is free time. Hopefully forward-looking companies will make that investment in order to attain the benefits that higher-abstraction design and verification delivers.
For the longer term, we are trying to help universities prepare their graduates for the way design and verification will be done (taking Wayne Gretzky's advice to go where the puck is going to be). Japan is not the first country to have a university program for this area. Both Dr. Luca Carloni at Columbia University and Dr. Luciano Lavagno at Politecnico di Torino in Italy have incorporated it into their courses. And we are working with some other universities to ramp up courses that utilize the TLM-Driven Design and Verification Methodology book in conjunction with our C-to-Silicon Compiler HLS software. It is thanks to Professor Saito's great efforts in the translation of the TLM Design and Verification Methodology book into Japanese that this is now more accessible to the Japanese community.
So if you are an engineering manager looking to hire engineers to lead your methodology transition to the next level of abstraction, then these programs are the best place to start. And if you are from a university looking to incorporate this material into your curriculum, then we look forward to working with you!