Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Recently one of our competitors issued a press release claiming to be the first high-level synthesis (HLS) vendor to support IEEE 1666TM-2011 SystemC. Specifically mentioned was newly-added support for asynchronous resets in SC_THREADs. Congratulations to them on supporting this standard.
You are probably wondering "when will Cadence C-to-Silicon Compiler HLS support IEEE 1666-2011 SystemC?"
Most of our existing customers already know the answer - it already does.
The IEEE 1666-2011 spec has a publication date of 9 January 2012. At the time of its publication, C-to-Silicon Compiler already supported the synthesizable constructs in the spec. Specifically, the asynchronous reset in SC_THREADs construct was donated by Cadence to the spec after we added support for it in C-to-Silicon Compiler to meet the needs of multiple customers.
Cadence is committed to supporting and advancing industry standards in this area. Standard languages such as SystemC enable full design and verification solutions to be built by our customers using vendor solutions that best meet their quality of results, design analysis, and turnaround time needs. This is why our Incisive simulation products support the full IEEE 1666-2011 specification and why C-to-Silicon Compiler high-level synthesis supports the synthesizable constructs in the IEEE 1666-2011 spec. And it is why we actively participate in the standards working groups and donate the new constructs we develop in response to our customers' needs.
We do not consider this to be news to release to the press, we consider it to be table stakes to compete based on the merits of the design, verification, and implementation solution.
Hopefully this clears up any confusion. Now let's get back to designing and verifying cool new hardware with SystemC!