Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Code coverage is an effective
tool in the verification process—giving insights into testing completeness as
well as identifying highly active or inactive areas of a design. Collecting
code coverage in simulation on large designs can be a very time consuming
process. Now, code coverage can be collected at emulation speeds in the
Palladium XP system.
Eric Melancon, HSV Staff PE,
explains through his first application note in the series, Accelerating
Code Coverage, that using code
coverage on the Palladium XP system is very analogous to using code coverage in
the Incisive verification environment. This document walks through the
basics of compiling and running designs with code coverage enabled in the
Palladium system. It further answers questions about which types of code coverage can
be accelerated, and how to enable and configure code coverage generation using
further elaborates that the coverage results generated on the Palladium XP
system are collected in the standard Incisive database format. The Palladium UXE software does not provide
any special tools for viewing or analyzing the coverage results. It instead leverages the rich set of tools
and techniques available in the Incisive environment. However, Palladium XP users may not be familiar with those
coverage viewing and analysis tools available in Incisive.
helps us understand the above through
his second app note, Viewing Coverage Data with IMC, by describing how to invoke the IMC tool, how
to load coverage databases generated by UXE, and how to analyze the coverage
results. It is intended to be a simple and quick tour of the basic
functionality available in IMC.
Eric now changes
gears a bit towards functional coverage, which is a verification technique
incorporating design intent into the verification process. This form of
coverage helps us to find answers to functional verification questions like
"Have I exercised all allowed operations?" as well as system performance
questions like "Is my buffer performing optimally?" One vehicle for
incorporating functional coverage into verification is to use the SystemVerilog
covergroup construct. The covergroup construct is supported in the
Palladium XP system. If covergroups were
not supported in accelerated hardware, they would have to be defined and
simulated in an external testbench. This would negatively affect
performance by having to pull signals from the accelerated portion of the
design to the testbench to collect coverage.
this latest app note, How-To Accelerate
SystemVerilog Covergroups, Eric tells us that using SystemVerilog covergroups on the
Palladium XP system is very analogous to using covergroups in the Incisive
verification environment. This app note walks us through the basics of defining,
compiling, and running designs containing covergroups on the Palladium.
Additional how-to documents in
this series will explore methodologies for effectively using accelerated
coverage on the Palladium.
We will continue to provide self-help content on Cadence
Online Support, your 24/7 partner for getting help in resolving issues related
to Cadence software, as well as for learning Cadence tools and technologies. If you are
signed up for email notifications, you've likely noticed new solutions, application notes and technical papers, videos, manuals, etc.
Note: To access
above docs, click a link and use your Cadence credentials to logon to the
Cadence Online Support website.