Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Next week the EDA industry is getting together in San Francisco for Design Automation Conference 2014. As I pointed out in a recent blog called "Confessions of an ESL-Aholic", the scope of electronic system level (ESL) design has changed quite a bit over the last 15 years, but there is still a lot of promise, and a lot to come. The basic premise of my soberness on classic ESL is that the basic momentum upwards in abstraction continues—as indicated in my graph dated ca. 2001 below—raising the level of abstraction from transistors to gates to RTL and inevitably above RTL.
A tale of inevitability—Raising levels of abstraction (ca. 2001)
However, a lot of the decisions that 15 years ago I thought would be based on more abstract representations, today require even more accurate representations like RTL. In addition, matters of practicality lead a trend against fully complete models at the transaction-level, but instead drive hybrids of virtual platforms at the transaction-level combined with RTL either in simulation, emulation, or FPGA-based prototyping.
As we gather in San Francisco, we are joined by an increasing number of software developers. Software has simply become too important as part of the overall chip and system development, both in defining the actual functionality, as well as becoming a central part of the verification process. Because ARM is a key ecosystem partner for embedded software, I have summarized the ARM-related events in a blog on the ARM Community website.
My dance card for DAC is pretty full—as you can see below a list of system-development-related activities that my team and I have prepared for this DAC. ESL will be at the core again, but as I pointed out in my "confession" blog, there will be a lot more links to implementation. Before you jump to the table with all the links below, here are my highlights and thoughts:
And yes, I will try to sleep in on Thursday... See you at DAC 2014 in San Francisco.
Here comes the full list, sorted by time: