Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Here we go through the application of Cadence Perspec™ System Verifier by Mediatek for their SoC level verification. In case you missed it, Part 1 of 3 can be found here.
As shown in Figure 5, the tests are generated automatically from the model and a corresponding scenario. Each test is automatically adapted to the target verification engine, whether a virtual platform like the Virtual System Platform, an RTL simulator like Xcelium, an emulator/accelerator like Palladium Z1, an FPGA prototype like Protium S1, or a silicon board with the final chip.
Figure 5: Detailed Views of Usage Flow
Coverage of generated tests and executed tests are collected and can be analyzed against the verification plan in the vManager Metric-Driven Signoff Platform. Figure 6 shows debugging of the use case scenarios can be done in the Indago Portable Stimulus Debug app, providing an interactive view of the UML activity diagram for the test code, a core waveform view showing overlap of actions, the Smartlog of action entries and exits, all fully synchronized.
Figure 6: Indago Portable Stimulus Debug Integrated Debug Environment
The results of the initial deployment by Mediatek can be seen below in Figure 7. The main goal was to focus on the CPU sub-system and measure the improvement in verification efficiency. Their Key Performance Indicators (KPI) were; a) productivity of creating random and directed-random C tests per day; b) debugging time; and c) an increase in code and functional coverage.
Figure 7: Mediatek Goal and Expected Impact on Key Performance Indicators
The first step was creating the model of the Mediatek SoC. Since they wanted to focus first on the CPU sub-system, the instantiated the Cadence CPU Coherency Library for ARM CPU sub-systems, and began modeling the other resources they wanted to include in those tests. Figure 8 shows these in the Library on the left, and the details in the middle. Solving the model in Perspec produces the UML chart on the right, showing the various system resource relationships and concurrencies.
Figure 8: Mediatek Model and Scenario Development
Part 3 of the blog is here.
For more information, visit the Perspec product page.