Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Here we conclude the blog series and highlight the results of Mediatek's use of Cadence Perspec™ System Verifier for their SoC level verification. In case you missed it, Part 1 of the blog is here, and Part 2 of the blog is here.
One of their key objectives was increasing productivity producing mixed directed-random tests. Here in Figure 9 you can see how Mediatek has ordered a series of actions in a directed fashion, each of those actions is randomized for coverage.
Figure 9: Mediatek Mixed Directed-Random Test Specification
To develop their Perspec model, Mediatek followed the methodology highlighted in Figure 10. This specifically calls out two roles that are seen in multiple customers: the modeler and the test writer. The modeler is an expert on the overall system, resources and their relationships, and Perspec modeling. Their responsibility is to develop the model faithfully for the system and the projects verification goals. While also considering reuse of the model for future derivative or SoC family projects. The test writer is an expert on the verification plan for the project, and is responsible for creating the suite of tests. Larger projects have a few modelers and many test writers.
Figure 10: Mediatek Model Development Flow
The KPI results of applying Perspec to the Mediatek project are positive across the board. Figure 11 shows the coverage improvements, efficiency gains, and some verification failures indentifying hardware/software integration bugs. The KPI not covered in th echart is a reduction in the debugging time.
Figure 11: Mediatek Deployment Metrics and Benefits of Using Perspec System Verifier
The overall benefits, including improvement in debugging, are highlighted in Figure 12. One note they verbalized is in reference to the 61% code coverage. This number is across the SoC, whereas the areas they applied Perspec reach 95%.
Now that they have achieved these initial goals, focusing on the CPU subsystem, Mediatek is expanding Perspec application to use cases beyond. Including all the myriad low power management modes and functionality.
Figure 12: Perspec System Verifier Key Benefits Summary
For more information, visit the Perspec product page.