• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • System Design and Verification
  • :
  • 5X “Time Warp” in Your Next Verification Cycle Using Xcelium…

System Design and Verification Blogs

  • Subscriptions

    Never miss a story from System Design and Verification. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
Anika Sunda
Anika Sunda
21 Jun 2022

5X “Time Warp” in Your Next Verification Cycle Using Xcelium Machine Learning

Artificial intelligence (AI) is everywhere. Machine learning (ML) and its associated inference abilities promise to revolutionize everything from driving your car to making your breakfast. Verification is never truly complete; it is over when you run out of time. The goal is to make the verification process converge BEFORE you run out of time. Everyone wants to see key metrics converge to target goals and do so within stringent cost and time constraints. Imagine sitting in a cockpit, feeding inputs to the Blackbox, and waiting for the magic to happen (press a button and your job is done). This imagination is closer to reality with Xcelium Machine Learning.

The core focus of Xcelium ML is to examine the regression and identify the relationship between input stimulus and design or functional coverage. Then develop randomized vectors that hit coverage points much more efficiently. So, what do you do when you can achieve the same coverage one-fifth of the time? The answer is quite straightforward – you spend 80 percent of the time you recover finding new bugs in your design.  This is great news for the verification engineer. Finding problems earlier is always a win. Here is a graphic from Intrinsix on what we all know – finding and fixing bugs earlier in the process is much more cost-effective.

If throughput optimization, regression compression, coverage closure, and finding more bugs are your biggest challenges and are giving you sleepless nights, you should check out Xcelium ML.

Xcelium Machine learning can help you combat all the above with increased Verification Efficiency up to 5X. It will help compress your regression and execute only meaningful simulation runs, expose hidden bugs and increase the hit count of rare bins.

You can enjoy even better results, up to 10X, if your environment is ML friendly (meaning has a high degree of randomization in the input state space).

Xcelium Machine Learning offering is available in an attractive pocket-friendly easy-to-use licensing model and fits seamlessly in your existing design verification flow.

In case you missed our previous blog Quest for Bugs – The Constrained-Random Predicament click here. Stay tuned to our next blog which will provide you insights on how to increase the hit count of rare bins using Xcelium Machine Learning.

Tags:
  • xcelium ml |
  • machine learning |
  • xcelium |
  • simulation |