Get email delivery of the Cadence blog featured here
Ever since switching from being a hardware/software chip developer to being an enabler with tools in EDA and embedded software, I was part of a team working towards methodologies and tools to improve the interaction of hardware and software. In December last year -- 15 years in -- I summarized a great year 2012 in a blog "System Design 2012 - Real Users Achieving Real Results!". Well, next week (March 12-13, 2013) CDNLive in San Jose will kick off, and I am happy to report that we will have again a great lineup of users and partners presenting their approaches to dealing with verification from systems to silicon, in most cases involving significant amounts of software in the process. As a special perk, we will have Wednesday lunchtime discussions with our product management and R&D team on special focus topics centered around system to silicon verification -- so I hope to see you there!
As a leader of the product management team for the System Development Suite I am especially thrilled to see how the four pillar engines -- virtual prototyping, RTL simulation, acceleration/emulation and FPGA based prototyping -- are growing together. With our key partner ARM, we recently showed at Embedded World how we connected Palladium XP and a quad core A15 Virtual Prototype for early hardware/software development and verification. But there is more - and you can see most of it at CDNLive next week! The figure above gives an overview of the engines and their connections, and here is some of the key content to be presented next week:
So bottom line, this will be an exciting CDNLive for System to Silicon Verification next week. I am looking forward to seeing you for the sessions above, for lunches with R&D and for demonstrations during the exhibition.