<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://community.cadence.com/cfs-file/__key/system/syndication/atom.xsl" media="screen"?><feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-US"><title type="html">Whiteboard Wednesdays</title><subtitle type="html" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/atom</id><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays" /><link rel="self" type="application/atom+xml" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/atom" /><generator uri="http://telligent.com" version="12.1.4.24841">Telligent Community (Build: 12.1.4.24841)</generator><updated>2019-06-18T17:00:00Z</updated><entry><title>Whiteboard Wednesdays - Low Power SoC Design with High-Level Synthesis</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---low-power-soc-design-with-high-level-synthesis" /><link rel="enclosure" type="image/jpeg" length="34549" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-24-36/WBW-_2D00_-Dave-Apte.jpg" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---low-power-soc-design-with-high-level-synthesis</id><published>2020-04-29T15:00:00Z</published><updated>2020-04-29T15:00:00Z</updated><content type="html">&lt;p&gt;&lt;span&gt;In this week&amp;rsquo;s Whiteboard Wednesdays video, Dave Apte discusses how to create the lowest power design possible by using architectural exploration and Cadence&amp;rsquo;s Stratus HLS solution.&lt;/span&gt;&lt;/p&gt;
&lt;p&gt;&lt;span&gt;&lt;a href="https://youtu.be/13aRa_6IV9g"&gt;https://youtu.be/13aRa_6IV9g&lt;/a&gt;&lt;/span&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1342436&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="High-Level Synthesis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/High_2D00_Level%2bSynthesis" /><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="Stratus" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Stratus" /></entry><entry><title>Whiteboard Wednesdays - TensorFlow to RTL with High-Level Synthesis</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---tensorflow-to-rtl-with-high-level-synthesis" /><link rel="enclosure" type="image/jpeg" length="34549" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-24-35/WBW-_2D00_-Dave-Apte.jpg" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---tensorflow-to-rtl-with-high-level-synthesis</id><published>2020-04-15T01:18:00Z</published><updated>2020-04-15T01:18:00Z</updated><content type="html">&lt;p&gt;&lt;span&gt;In this week&amp;rsquo;s Whiteboard Wednesdays video, Dave Apte explains the flow from a TensorFlow description of a machine-learning network to a high quality RTL implementation by leveraging Cadence&amp;rsquo;s Stratus HLS solution.&lt;/span&gt;&lt;/p&gt;
&lt;p&gt;&lt;span&gt;&lt;a href="https://youtu.be/KXHL4i1WdXQ"&gt;https://youtu.be/KXHL4i1WdXQ&lt;/a&gt;&lt;/span&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1342435&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="High-Level Synthesis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/High_2D00_Level%2bSynthesis" /><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="TensorFlow" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/TensorFlow" /><category term="Stratus" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Stratus" /></entry><entry><title>Whiteboard Wednesdays – Verification with Emerging Memory Models</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-verification-with-emerging-memory-models" /><link rel="enclosure" type="image/jpeg" length="7491" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-20-74/wbw_2D00_david_2D00_pena.jpg" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-verification-with-emerging-memory-models</id><published>2019-10-16T00:00:00Z</published><updated>2019-10-16T00:00:00Z</updated><content type="html">&lt;p&gt;&lt;span&gt;In this week&amp;#39;s Whiteboard Wednesdays video, David Pe&amp;ntilde;a discusses Cadence&amp;rsquo;s focus on models for various emerging memory standards.&lt;/span&gt;&lt;/p&gt;
&lt;p&gt;&lt;span&gt;&lt;a href="https://youtu.be/_Xps6I6kE0E"&gt;https://youtu.be/_Xps6I6kE0E&lt;/a&gt;&lt;/span&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1342074&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="Memory" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Memory" /></entry><entry><title>Whiteboard Wednesdays - The Need for Electro-Thermal Co-simulation</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---the-need-for-electro-thermal-co-simulation" /><link rel="enclosure" type="image/png" length="37573" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-20-56/wbw_5F00_tom_5F00_hackett2.png" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---the-need-for-electro-thermal-co-simulation</id><published>2019-10-09T00:00:00Z</published><updated>2019-10-09T00:00:00Z</updated><content type="html">&lt;p&gt;&lt;span&gt;In this week&amp;#39;s Whiteboard Wednesdays video, Tom Hackett explains the need for electrical-thermal co-simulation based on finite element analysis (FEA) to support SoC designs utilizing advanced packaging methods such as 3D IC stacks. For a detailed explanation of the mathematics behind Finite Element Analysis, see this excellent video by&amp;nbsp;Grasp Engineering:&amp;nbsp; &lt;/span&gt;&lt;a href="https://www.youtube.com/watch?v=Rp4PRLqKKXQ"&gt;Practical Introduction and Basics of Finite Element Analysis&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;a href="https://www.youtube.com/watch?v=yT2ijRHDKts&amp;amp;feature=youtu.be"&gt;www.youtube.com/watch&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1342056&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="CFD" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/CFD" /><category term="Celsius Thermal Solver" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Celsius%2bThermal%2bSolver" /><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="3D IC" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/3D%2bIC" /><category term="FEM" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/FEM" /><category term="Computational Fluid Dynamics" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Computational%2bFluid%2bDynamics" /><category term="Thermal Analysis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Thermal%2bAnalysis" /><category term="finite element analysis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/finite%2belement%2banalysis" /><category term="FEA" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/FEA" /></entry><entry><title>Whiteboard Wednesdays - An Intuitive Introduction to Finite Element Analysis (FEA) for Electrical Engineers, Part 2</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---an-intuitive-introduction-to-finite-element-analysis-fea-for-electrical-engineers-part-2" /><link rel="enclosure" type="image/png" length="37573" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-20-38/wbw_5F00_tom_5F00_hackett2.png" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---an-intuitive-introduction-to-finite-element-analysis-fea-for-electrical-engineers-part-2</id><published>2019-10-02T00:00:00Z</published><updated>2019-10-02T00:00:00Z</updated><content type="html">&lt;p&gt;&lt;span&gt;In this week&amp;#39;s Whiteboard Wednesdays video, Tom Hackett continues his introduction to finite element analysis (FEA) and the important role it can play in electronics deign. For a detailed explanation of the mathematics behind Finite Element Analysis, see this excellent video by&amp;nbsp;Grasp Engineering:&amp;nbsp; &lt;/span&gt;&lt;a href="https://www.youtube.com/watch?v=Rp4PRLqKKXQ"&gt;Practical Introduction and Basics of Finite Element Analysis&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;a href="https://www.youtube.com/watch?v=gLptExE9oew&amp;amp;feature=youtu.be"&gt;www.youtube.com/watch&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1342038&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="FEM" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/FEM" /><category term="Electromagnetic analysis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Electromagnetic%2banalysis" /><category term="finite element analysis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/finite%2belement%2banalysis" /><category term="Clarity 3D Solver" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Clarity%2b3D%2bSolver" /><category term="FEA" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/FEA" /></entry><entry><title>Whiteboard Wednesdays - An Intuitive Introduction to Finite Element Analysis (FEA) for Electrical Engineers, Part 1</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/an-intuitive-introduction-to-finite-element-analysis-fea-for-electrical-engineers-part-1" /><link rel="enclosure" type="image/png" length="37573" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-20-22/wbw_5F00_tom_5F00_hackett2.png" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/an-intuitive-introduction-to-finite-element-analysis-fea-for-electrical-engineers-part-1</id><published>2019-09-25T00:00:00Z</published><updated>2019-09-25T00:00:00Z</updated><content type="html">&lt;p&gt;&lt;span&gt;In this week&amp;#39;s Whiteboard Wednesdays video, Tom Hackett begins a 2-part introduction to finite element analysis (FEA) by looking at a simple model of a bridge and showing why FEA techniques are required for analysis of real-world structures. For a detailed explanation of the mathematics behind Finite Element Analysis, see this excellent video by&amp;nbsp;Grasp Engineering:&amp;nbsp; &lt;/span&gt;&lt;a href="https://www.youtube.com/watch?v=Rp4PRLqKKXQ"&gt;Practical Introduction and Basics of Finite Element Analysis&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;a href="https://youtu.be/lH1vgdJwlDQ"&gt;https://youtu.be/lH1vgdJwlDQ&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1342022&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="celsius" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/celsius" /><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="FEM" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/FEM" /><category term="Computational Fluid Dynamics" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Computational%2bFluid%2bDynamics" /><category term="Thermal Analysis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Thermal%2bAnalysis" /><category term="finite element analysis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/finite%2belement%2banalysis" /><category term="FEA" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/FEA" /></entry><entry><title>Whiteboard Wednesdays - Announcing Celsius Thermal Solver: A New Approach to System-Level Thermal Analysis</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/announcing-celsius-thermal-solver-a-new-approach-to-system-level-thermal-analysis" /><link rel="enclosure" type="image/jpeg" length="8327" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-20-06/wbw_2D00_ben_2D00_gu.jpg" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/announcing-celsius-thermal-solver-a-new-approach-to-system-level-thermal-analysis</id><published>2019-09-18T04:00:00Z</published><updated>2019-09-18T04:00:00Z</updated><content type="html">&lt;p&gt;&lt;span&gt;In this week&amp;#39;s Whiteboard Wednesdays video, Be Gu introduces Celsius&lt;span class="emoticon" data-url="https://community.cadence.com/cfs-file/__key/system/emoji/2122.svg" title="Tm"&gt;&amp;#x2122;&lt;/span&gt;&amp;nbsp;Thermal Solver, a new tool employing finite element analysis (FEA) techniques for thermal analysis of electronic systems. Ben explains how a novel architecture enables Celsius to deliver 10x capacity and performance improvements over existing solutions.&lt;/span&gt;&lt;/p&gt;
&lt;p&gt;&lt;span&gt;&lt;a href="https://youtu.be/JrQbCZe9e8c"&gt;https://youtu.be/JrQbCZe9e8c&lt;/a&gt;&lt;/span&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1342006&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="celsius" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/celsius" /><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="Thermal Analysis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Thermal%2bAnalysis" /><category term="finite element analysis" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/finite%2belement%2banalysis" /><category term="FEA" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/FEA" /></entry><entry><title>Whiteboard Wednesdays - An Introduction to Palladium Cloud</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---an-introduction-to-palladium-cloud" /><link rel="enclosure" type="image/jpeg" length="9456" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-19-11/wbw_2D00_bennet_2D00_lee.jpg" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---an-introduction-to-palladium-cloud</id><published>2019-08-14T00:00:00Z</published><updated>2019-08-14T00:00:00Z</updated><content type="html">&lt;p&gt;In this week&amp;#39;s Whiteboard Wednesdays video, Bennet Le provides an overview of the Cadence&amp;reg; Palladium&amp;reg; Cloud Solution and explains how virtually every company developing SoC designs can now take advantage of the extensive verification provided by the Palladium platform.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://youtu.be/xLL6ynSm51o"&gt;https://youtu.be/xLL6ynSm51o&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1341911&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="Cloud-based Design" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Cloud_2D00_based%2bDesign" /><category term="Palladium XP" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Palladium%2bXP" /><category term="palladium cloud" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/palladium%2bcloud" /></entry><entry><title>Whiteboard Wednesdays - Inductance Extraction for Digital Designs</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-inductance-extraction-for-digital-designs" /><link rel="enclosure" type="image/jpeg" length="10794" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-18-94/wbw_2D00_varun.jpg" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-inductance-extraction-for-digital-designs</id><published>2019-08-07T00:00:00Z</published><updated>2019-08-07T00:00:00Z</updated><content type="html">&lt;p&gt;In this week&amp;rsquo;s Whiteboard Wednesdays, Cadence expert Varun Raj Garapati explains how designers can address inductance effects on clocks, especially on digital SoCs. Using Quantus Extraction Solution for FinFET designs, designers can overcome reliability issues stemming from Inductance effects. To learn more visit &lt;a href="https://www.cadence.com/go/quantus-extraction"&gt;https://www.cadence.com/go/quantus-extraction&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;a href="https://www.youtube.com/watch?v=Typ9Y3x4_Zo"&gt;www.youtube.com/watch&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1341894&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="Inductance Extraction" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Inductance%2bExtraction" /><category term="Quantus" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Quantus" /></entry><entry><title>Whiteboard Wednesdays – xSPI Standard Explained</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-xspi-standard-explained" /><link rel="enclosure" type="image/png" length="65081" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-18-85/wbw_5F00_jacek_5F00_duda.png" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-xspi-standard-explained</id><published>2019-07-30T22:00:00Z</published><updated>2019-07-30T22:00:00Z</updated><content type="html">&lt;p&gt;In this week&amp;rsquo;s Whiteboard Wednesdays video, Jacek Duda explains the xSPI standard in detail, its uses, and benefits. The xSPI spec is the first to become an official JEDEC standard.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://youtu.be/6Cr7WuhyMZc"&gt;https://youtu.be/6Cr7WuhyMZc&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1341885&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="xSPI" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/xSPI" /><category term="JEDEC" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/JEDEC" /></entry><entry><title>Whiteboard Wednesdays – The Storage Combo PHY IP – Nirvana!</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-the-storage-combo-phy-ip-nirvana" /><link rel="enclosure" type="image/png" length="65081" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-18-53/wbw_5F00_jacek_5F00_duda.png" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-the-storage-combo-phy-ip-nirvana</id><published>2019-07-24T00:00:00Z</published><updated>2019-07-24T00:00:00Z</updated><content type="html">&lt;p&gt;In this week&amp;rsquo;s Whiteboard Wednesdays video, Jacek Duda describes three storage protocols and announces that you only need one PHY IP to support xSPI, ONFI 4.x and SD standards!&lt;/p&gt;
&lt;p&gt;&lt;a href="https://youtu.be/cVi4FEpfpY4"&gt;https://youtu.be/cVi4FEpfpY4&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1341853&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="PHY IP" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/PHY%2bIP" /><category term="ONFI 4.x" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/ONFI%2b4-x" /></entry><entry><title>Whiteboard Wednesdays – What is Happening at the USB IF Standards Meetings?</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-what-is-happening-at-the-usb-if-standards-meetings" /><link rel="enclosure" type="image/png" length="65081" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-18-46/wbw_5F00_jacek_5F00_duda.png" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-what-is-happening-at-the-usb-if-standards-meetings</id><published>2019-07-17T00:00:00Z</published><updated>2019-07-17T00:00:00Z</updated><content type="html">&lt;p&gt;In this week&amp;rsquo;s Whiteboard Wednesdays video, Jacek Duda talks about the next-generation standard, USB4. &amp;nbsp;What are the benefits? Overlap with existing USB standards? How does it compare with USB 3.x? Watch the video.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://youtu.be/sKHF8xB-NBk"&gt;https://youtu.be/sKHF8xB-NBk&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1341846&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="USB" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/USB" /></entry><entry><title>Whiteboard Wednesdays - Cloud-Hosted Design Solution – a Full-Service Cloud Offering</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---cloud-hosted-design-solution-a-full-service-cloud-offering" /><link rel="enclosure" type="image/jpeg" length="10287" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-18-19/wbw_2D00_jeff_2D00_critten.jpg" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---cloud-hosted-design-solution-a-full-service-cloud-offering</id><published>2019-07-10T00:00:00Z</published><updated>2019-07-10T00:00:00Z</updated><content type="html">&lt;p&gt;&lt;span&gt;In this week&amp;#39;s Whiteboard Wednesdays video, Jeff Critten describes the key benefits of the Cadence&amp;reg; Cloud-Hosted Design Solution in providing a total solution for companies seeking to move entire electronic design projects to the cloud.&lt;/span&gt;&lt;/p&gt;
&lt;p&gt;&lt;span&gt;&lt;a href="https://youtu.be/CxvvOgo0ZTQ"&gt;https://youtu.be/CxvvOgo0ZTQ&lt;/a&gt;&lt;/span&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1341819&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Cloud-Hosted Design" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Cloud_2D00_Hosted%2bDesign" /><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="cadence cloud" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/cadence%2bcloud" /></entry><entry><title>Whiteboard Wednesdays – The Reason Why the Vision Q7 DSP Should be in Your Vision and AI SoC</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-the-reason-why-the-vision-q7-dsp-should-be-in-your-vision-and-ai-soc" /><link rel="enclosure" type="image/jpeg" length="7497" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-17-96/wbw_2D00_srini.jpg" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays-the-reason-why-the-vision-q7-dsp-should-be-in-your-vision-and-ai-soc</id><published>2019-06-26T00:00:00Z</published><updated>2019-06-26T00:00:00Z</updated><content type="html">&lt;p&gt;In this week&amp;rsquo;s Whiteboard Wednesdays video, Shrinivas Gadkari goes into great detail on the simultaneous localization and mapping (SLAM) algorithm and why floating-point support is important. Support for these features is why the Vision Q7 DSP should be in your vision and AI SoC.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://youtu.be/XQHRp0GnJpI"&gt;https://youtu.be/XQHRp0GnJpI&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1341796&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="Vision Q7 DSP" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Vision%2bQ7%2bDSP" /><category term="SLAM" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/SLAM" /></entry><entry><title>Whiteboard Wednesdays - Passport Partners Program Expands Customer Cloud Deployment Options</title><link rel="alternate" type="text/html" href="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---passport-partners-program-expands-customer-cloud-deployment-options" /><link rel="enclosure" type="image/jpeg" length="8683" href="https://community.cadence.com/cfs-file/__key/telligent-evolution-components-attachments/01-98-00-00-01-34-17-77/wbw_2D00_craig_2D00_johnson.jpg" /><id>https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/posts/whiteboard-wednesdays---passport-partners-program-expands-customer-cloud-deployment-options</id><published>2019-06-19T00:00:00Z</published><updated>2019-06-19T00:00:00Z</updated><content type="html">&lt;p&gt;In this week&amp;#39;s Whiteboard Wednesdays video, Craig Johnson explains the purpose of the Cloud Passport Partners Program and how customers can now connect with authorized and knowledgeable service providers to tackle complex cloud deployment projects.&lt;a href="https://www.youtube.com/watch?v=CgFpKd9Myn0"&gt;www.youtube.com/watch&lt;/a&gt;&lt;/p&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;&lt;img src="https://community.cadence.com/aggbug?PostID=1341777&amp;AppID=98&amp;AppType=Weblog&amp;ContentType=0" width="1" height="1"&gt;</content><author><name>References4U</name><uri>https://community.cadence.com/members/references4u</uri></author><category term="Whiteboard Wednesdays" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Whiteboard%2bWednesdays" /><category term="Cloud Passport" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Cloud%2bPassport" /><category term="Cloud-based Design" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/Cloud_2D00_based%2bDesign" /><category term="cadence cloud" scheme="https://community.cadence.com/cadence_blogs_8/b/whiteboardwednesdays/archive/tags/cadence%2bcloud" /></entry></feed>