Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In reply to coco009:
You'll probably have better luck getting this answered in the 'Custom IC' section of the forums, but the quick answer is to use the 'design( lib cell view )' form of the command in OCEAN.
See OCEAN Reference.
In reply to aplumb:
Thanks for your prompt reply. I did have a try using the design() command, e.g, design( "myLib" "mydesign" "schematic" ), but I kept getting an error stating that "currently you cannot specificy a lib-cell-view with the design() command in ocean". This obviously contradicts the information provided in the Ocean reference document. This is exactly what I would like to be able to do though, just define the cell in the library rather than the netlist itself.
If you have any further thoughts, I would be very grateful. In the meantime, I will re-post this question in the Custom IC section as you suggest.
I'm guessing you've already solved your issue by now. For anyone else looking through these threads and are hung up on this issue maybe this can shed some light on the subject.
make a simple script to run the non graphical icfb then give it lines of commands followed by "exit" and it will spit out a spectre netlist ".scs" file.
icfb -nograph < filewithcommands
heres what the "filewithcommands" looks like inside:
simulator( 'spectre )
design( "libname" "cellname" "viewname")
createNetlist( ?recreateAll t)
In reply to sparesAir:
In reply to parvmanish:
I have a similar issue. I have an extracted .dspf file how can I simulate it from command line?
If I have netlist of a circuit, is there any way I can generate/attach a cell symbol for this netlist?