Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am trying to copy some research work carried out in these papers (http://in4.iue.tuwien.ac.at/pdfs/sisdep1991/pdfs/Massobrio_62.pdf, http://stuff.mit.edu/afs/sipb/project/wine/dosdevices/z:/mit/lugia/MacData/afs.course.lockers/6/6.151/www/papers/ISFET_papers/spicemodelisfet.pdf).
Both texts mention making alterations to model equations and page 339 of this guide (http://www.electronics-lab.com/downloads/schematic/013/tutorial/PSPCREF.pdf) says that the device equations are in C files which I can't find in the program files. I'm assuming that this is because I'm only using the Demo version and so these aren't included.
Does anyone know either,
How could I model an ISFET without altering equations or
What version of PSPICE do I need to get C file code visability and where do I get it from.
Kind regards for any help.
You would need access to the Device Equations Development Kit to modify the fundamental device equations within the modelling application. This access has to be granted by Cadence and you need to sign a license agreement to use the Kit. You would need to contact the Cadence office, or Cadence Channel Partner, in your region with your requirements to take this any further.