Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In reply to Jack Lee:
The introduction of PLI is another layer of complexity to determining the cause of a hanging simulation. The way the simulator works with a PLI is when a PLI is encountered, control is passed to the PLI to execute it's function. Once the PLI completes its code processing, control is given back to the simulator. So another possible source of the hang could be the coding within the PLI.
I would encourage you to check with Synopsys to make sure that you have the latest version of their PLI. I'd also make sure that the latest IUS version is being used. You should also open a service request with Synopsys as well as our support team (email@example.com) and include a testcase so that the situation can be investigated.
In regard to the hang you are seeing with using the Synopsys STIL PLI, you might try to use the nbasync command line option in your simulation as follows:
if you are using ncvlog/ncelab/ncsim or irun add -nbasysnc to the ncsim or irun command line.
If you are using ncverilog to run the simulation add +nbasync.
Basically this options changes the order in which synchronization callbacks are executed within the event cycle. Give it a try and let us know if that helps.
In reply to Mickey:
First thanks for your explanations and help.
I would like to clarify one point: In my situation the time is frozen and delta cycles are not also counting up. Simulator doesnt respond to my pause command(I used both the pause button and ctrl+C).It only come out of its infinite run with multiple ctrl+Cs and that multiple ctrl+Cs are causing the simulator to terminate.
When I try to do line-by-line debugging very close to the hanging time, I lost the yellow arror(it gets grayed out) somewhere close to that hanging time and I can't know where is the last statement executed before entering that infinite loop.It could be somewhere in one of those c library.
If it was a delta cycle issue, it would be much and much more easy to debug as I can trace the code and see the feedback path, but now I can do simply nothing other then givin multiple ctrl+C commands end then let the simulator terminate.Therefore even if I enable a breakpoint of 1 delta cycles, simulator hangs before even a single delta cycle!!!!
By the way, +nbasync option couldn't solve the issue, but it chaned the hanging time point. When I recompile the same design at different times, it also changes the hanging time point as well.
How can I also check the compatibility of STIL DPV libraries, simulator and the compiler that I use for my .c files' compilation.
Hi again Jack,
The answer of this question is very very important for me: How Simulator was hanging in your situation
1. Was it a delta-cycle issue, in which time was stopped but delta cycles were counting up?
2. Was it a frozen issue, in which both time and delta cycles were not increasing and simulator couldn't be stopped with a single ctrl+C command?.
My current situation is the second one, in which I can do nothing : I can not even pause the simulator with a single ctrl+C. What I can do is just pressing ctrl+C multiple times and simulator terminates.So I can not do debugging I can not know where was the last statement before entering the hanging state .....
In reply to Inan ERDEM:
It's hard to pinpoint the problem given what you are seeing with the simulation. At this point I would encourage you to do the following:
1) make sure that you are using the latest subversion for the version of the IUS simulator being used. You should also check with Synopsys to see if there is a more recent version of the stil pli.
2) Once you've determined that you are using the latest tools and you are continuing to see the problem start peeling away layers of items to see if the problem can be pinpointed. Remove sdf annotation if that is being included with the sim. What command line options are being used? If at all possible remove the pli from the simulation. If that is not possible try to zero out the function calls within the veriuser.c file and recreate the libpli.so.
3) open up a service request with Cadence customer support (firstname.lastname@example.org) as well as Synopsys support.
Thank you for your help, It seems that one/some of the internal feedback loops in my design is causing this issue such that one of the C function from some of the shared libraries provided by Synopsys/Cadence is going into an infinite loop.
At the moment both Synopsys and Cadence asks for a test case, but unfortunately I dont have time and it is hard to send Synopsys f iles to Cadence or wise versa.
I am trying to break those internal loop one by one to see which one is causing the problem and then I will try to implement a sequential bypass when in ATPG mode.
With my best wishes,