Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have a design which have a verilog Top & hirrarchical systemC modules instantiated in it.
Now while running the elaboration for this deesign I am getting crash in NCELAB.
It is not giving any error & no stack dump is also generated.
I am using the following command where I am getting this crash
ncsc_run \ -access rwc \ -MESSAGES $VERBOSE \ -loadsc $ID_DATA_DIR/libncsc_model.so \ -TOP ncvlog_lib.testbench:module
Here I am loading the systemC modules thru dynamic library & TOP is a verilog Top module "testbench"
Please provide some options thru which I can debug this error.
I am using following version of NCSIM
TOOL: ncelab 06.11-s004
OPERATING SYSTEM: Linux 2.6.9-42.ELsmp #1 SMP Wed Jul 12 23:32:02 EDT 2006 x86_64
MESSAGE: xst_isprot - default
Can you provide more specifics as to when you get the error? Are you running in gui mode? Were you able to execute the code previously? Can you share the code? If yes please feel free to send it to my email (email@example.com).
As an FYI, the version you are using is somewhat dated. If you can send me your code and I can try to run it on the latest update to the 6.11 release.
In reply to Mickey:
I am not using GUI mode.
I am simply running in cmd mode. The problem is I can't share code.
The design have a Top level Verilog in which a systemC instance is instantiated with mutiple systemC instances in it.
As I am using ncsc_run for compiling I am looking for some option or help thru which I can generate some stack trace & can look into the issue.
Can you please suggest certain options which I can use to get some more error messages or some hit & trials.
It will be a great help for me.
In reply to Shailendra:
Thanks for the reply.
Be aware that the message you are seeing is an "internal error". This means the problem has something to do with a unforseen situation being encountered by the simulator code, which may or may not be something you can affect. Cadence R&D has encountered and fixed a handful of situations that led to errors similar to what you are seeing.
Since you are using an old version of the IUS simulator, my first suggestion would be to download and install either a more recent version of IUS (IUS81 or IUS82) or if you need to stay within the IUS611 stream download the most recent hotfix to IUS611, which is 06.11-s017.
Let me know if you need any assistance with downloading and/or installing the hotfix.