Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am testing the encyption feature of the Pspice model editor with a simple subckt model. I put the non-encrypted model file in one directory, and the encrypted model file in the other. Both have same file name and subckt name. Then I made a very simple circuit to test it. Since the two model files are in different paths, when I run simulation, I only need to change the path, everything else in the test circuit remains the same.
The non-encrypted model works fine with a nice plot. When I change the path to the encrypted model, the simulation stopped with an error:
ERROR(ORPSIM-16152): Invalid number.
Thanks in advance.
P.S. The model files have .spi suffix. I used .include in the test circuit.
There is a known issue if there is no new line in between .model and .param.
Please make sure you have picked the latest software update ISR on the release use are using. Recommended release is 16.6 S006
In reply to paragc:
Thanks a lot.
My version is 16.5. When you say new line between .model and .param, does it mean as long as they are two seperate lines, it should be fine?
My model is constructed this way:
.SUBCKT myfet d g s
.model mymos nmos