Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I just recently noticed a "Description" property attached to some package symbols in Allegro (see screenshot). However, when I opened up the package drawing, I can't find where to adjust that description. I know that I can access and change it in the board file, but I also know that I didn't add them there.
Most likely, when the Logic was imported, "Create User Defined Properties" was checked and this property was loaded from the Logic (netlist), hence it won't be on the Package / symbol design but will be in the database.
In reply to oldmouldy:
Property can be on the design root in the dra. Any property on the design root in the dra are set at the symbol definition level in the board.
In the symbol editor you can access the design root properties by doing "property edit",
- in the find filter under "Find By Name" select "Drawing",
- select More,
- in the Find By Name form select "Drawing Select"
- and hit OK.
In reply to fxffxf:
That was it. It must have been set by the footprint generator, but I couldn't work out how to get to the property to edit it. Thanks for your help.
In reply to mjmessinger:
How do we retrieve and update these property that are on the design root itself when using Symbool Editor?This is the scenario, I'm planning update all my mechanical outline symbols and attaching a user-defined property onto it - axlDBAddProp(list(nil) list("PANEL_NAME" list("VIJAY-PNL")))
This works fine and I am able to retrieve this information once I import this symbol into a layout design.My question is, if I wanted to updated the information on this property in symbol editor, how do I do it?
axlDBGetProperties(o_dbid [lt_type])⇒ l_result/nil
In the symbol editor, what's the dbid that I need to select in order to retrieve these root properties?
Vijay Anandh Vela, CID
Staff PCB Design Engineeremail: email@example.com