Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Has anyone had holes that disappeared from the NC drill files when outputting a file from Allegro 16.3?
I have a board where I have placed a new component. The manufacturing drawing and drill tables show the new holes and hole counts are correct. But when I viewed the gerbers and drill in GCprevue, the new components holes had disappeared. I then double checked the NC drill file in notepad and they have definitely disappeared.
Has anyone seen this behaviour before?
The impossible we do straight away. Miracles take a little longer.
In reply to oldmouldy:
I have checked the start and end pads and they all appear fine.
I have also noted that there appear to be a 'TOL' which refuses to follow the defined hole tolerances.
In reply to tmd63:
Check that the drill hole is defined correctly. If that looks OK then you will need to attach the .brd file so it can be debugged without guessing....
In reply to steve:
The drill holes appear to be correct. But as no-one here has signed an NDA and this is a public forum, I am not allowed to post the BRD file.
I know you stated that you reviewed the NCDrill file, and the holes are not present, but can you verify it one more time by generating a plot file from the NCDrill file then loading it into the design as an overlay.
From a DOS Prompt type the following: explot your_ncdrill_file.drl
This will generate an Intermediate Plot file (IPF) for the NCDrill file. You can then load the .PLT file generated into your design using File > Import > IPF... and it can used as an overlay to verify which holes are missing. The default location of the loaded plot data is under Class Manufacturing / Subclass Pen# or you could re-target its load location but changing the Class and Subclass under the Options tab after selecting the .plt file and just before indicating a load point of the plot.
Can you post the Padstack Summary report (Reports > Padstack Summary) for the padstack that is not generating points in the NCdrill file. (Tools > Padstack > Modify Design Padstacks) padstack
Hope this helps,Mike Catrambone
Try a Tools - Database Check, if this fails contact either Cadence or the Channel Partner you bought the software from an arrange to send the board file to them.