Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
You can do this...which tool are you using?
There is pin swapping and gate swapping in OrCAD - how you draw your symbol will determine which gates are swappable.
In DE HDL you have to set the pin/gate/function swapping up in the chips.prt file
In reply to redwire:
In reply to package design:
The easiest way is to update your Viewdraw schematic symbol so it generates the correct Device file for gate/pin swapping to occur.
Attached is a simple example of a Resistor Pack device file generated from Viewdraw which allows gate/pin swapping by using a HETERO Type 4 schematic symbol in Viewdraw. I presented a paper at CDNLive some time ago that talks about the migration from DxDesigner (Viewdraw) Library to Allegro Design Entry HDL Library which is available on the Cadence web site.
Here is a link => http://www.cadence.com/rl/Resources/conference_papers/7.13Presentation.pdf
On Pages 34 thru 38 it explains HETERO Type 4 and how it is used in Viewdraw to allow gate swapping on the Allegro side by generating the Device file and Netlist with functional gates so swapping can occur, also you will have the ability to back-annotation the swaps as well.
Hope this helps,Mike Catrambone
In reply to mcatramb91:
Basically, you will need to create separate schematic symbol with represents the gate of the device which is referenced by the complete block schematic symbol via the HETRO property. Please review the presentation via the link on my previous post, it should answer your questions.