Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
The best you can do is make sure you enter all the information into the Allegro Cross Section (Thickness, Dielectric Constant, Loss Tangent) and you should get the impedance numbers some what close (Display > Parasitics). There are other factors, tolerances, processes, etc. that drive the Fabricator Impedance stack-up model which skew the impedance numbers in one direction or another. The more important thing is make sure you run the Impedance stack-up model past multiple Fabrication vendors to make sure you are able to build it anywhere and not isolated to one vendor.
On my last design I was able to enter in all the information into the Allegro Cross Section and the numbers came in about 3 or 5 ohms off compared to the Fabrication Impedance model but never able to get them to be exact - to many factors - so I always generate physical rules to drive the impedance traces widths and spacing based on the Fabricator impedance model.
One take-away here is to make sure you run Impedance model past a couple of actual Fabrication vendors to make sure you are able to build the PCB anywhere. (You may already know this) If the CM is working directly with the Fabrication vendors then ask them to provide the impedance models that came from the Fabrication vendor to support the data they provided. I have seen too many times when sourcing a PCB from another vendor the response comes back that they are unable to hit the impedance numbers.
Hope this helps,Mike Catrambone
Your CM appears to be using HyperLynx or some other tool for a quick study. The fabricators I use give much more detail that when plugged back in to Allegro match much closer. Here some items to consider:
1) dielectric constant depends on glass structure, resin:glass ratio. Neither of you are showing variances in Er when changing thicknesses of dielectric. Not going to be accurate.
2) copper weight? What thickness are you using? What frequency is the impedance measured at? Using what instrument? At what transmission line length? Using a Polar impedance analyzer? VNA? It will vary the results.
3) Pressed thickness does not appear to be accounted for. When I see four mils for example it seems to be a starting thickness. Not a finished thickness.
four) Be sure to get the *exact* glass structure if you want to move this stackup around to other vendors. If you don't call out the exact construction and copper your results will vary more than the 3 ohms you're worried about.
There are more gremlins to attack in this stackup but these are some biggies. Get with the CM's fabricator and get *their* stackup and you can probably dial this in closer.
In reply to redwire:
In reply to mcatramb91: