Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
im just wondering is it possible to assign a soldermask area to be offset from a net or put another way is it possible to assign to a net/trace a soldermask.
see i have curved lines and i need a soldermask area to prevent soldermask been put onto the trace/clines. see attached images of my board.
All help very welcome.Thanks
Theres a free app available from the OrCAD Capture Marketplace called Graseware ClineRouteKeepout that will create a route keepout area based on the clines. Once that's been used you can zcopy the shapes to the soldermask layer. Go to:-
thanks for the reply can this software be used with Allegro PCB designer?
In reply to FrancisFogarty:
In reply to steve:
i have tried the using the tool Graseware ClineRouteKeepout its a handy tool. but when i zcopy the route keepout shape to the soldermask top layer it doesnt create soldermask over the actual traces themselves only over the clearance. Any ideas?
The tool makes a route keepout that is larger than the track by the amount you specify. When you zcopy that shape to a soldermask layer use the contract option in the Options window to make the shape the same size as the track again.
Hi Steve, thanks for the reply i have attached an image of the result i get what im experienceing happening is the trace itself is actually not getting covered by soldermask when i zcopy the route keepout. it is just the offset shape area that is been covered. i have attached an image of it below hopefully you will be able to see the result. the trace is not been covered itself and the area in between contactor soldermask and sma solder mask as pointed out is not been covered as a result.
OK - Use the cline keepout to create a route keepout on the bottom layer as well. Then zcopy this shape back to the soldermask top. The keepout on the bottom should be a better shape for you to use.
When you run the app there's a checkbox for TOP and BOTTOM keepouts.... Pick the BOTTOM one.....
Hi Steve, Thanks again for all the help. unfortunetly i dont seem to have that option on the app.
Yes you do. Check the box next to BOTTOM (or any other layer) and a route keepout is created on that layer....