Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I created two BGA footprints using the PCB editor PCB wizard for a xilinx virtex2p 672FF and a prom for it. I have a hetergenous part in capture for the 672FF part. Since the capture part doesn't have every pin instantiated, I added the PINCOUNT = 672 to the 672FF and PINCOUNT = 48 for the prom.
When I try to netlist to allegro I get the following errors
------ Oversights/Warnings/Errors ------
#1 WARNING(SPMHNI-184): Device library warning detected.
WARNING(SPMHUT-72): Pincount for device 'XCF08PFS48_0_BGA48C80P6X8_800X9' is greater than the actual number of pins ... adding NC pins to compensate.
#1 ERROR(SPMHNI-176): Device library error detected.
ERROR(SPMHUT-123): Unable to create the NC pins for 'XCF08PFS48_0_BGA48C80P6X8_800X9' with function pin 'B3': 'ERROR(SPMHUT-111): Alphanumeric pin number found.'.
ERROR(SPMHNI-170): Device 'XCF08PFS48_0_BGA48C80P6X8_800X9' has library errors. Unable to transfer to Allegro.
I've checked the footprints and the capture part, yet I can't find a problem. Any ideas?
Oops, the above error is just when I tried netlisting the 48 pin BGA not the 672, but the 672 part has the same type of error
In reply to JasonW:
The PINCOUNT property only works with numerical pins. It will not work with A1, A2 etc. You will either have to renumber your BGA or add the NC pins in a comma seperated list for the capture symbol. Be warned though I think that the comma seperated list is limited to 256 characters.
I would suggest you raising this with Cadence as an enhancement request for PINCOUNT to support BGA pin numbering.
In reply to steve:
Thanks for the info Steve!!
I tried adding a new property called NC_PINS and added the pins to it in the following format (a1, b4, c4, c5, c6) and I addeded a NC_PINS=YES into the allegro.cfg file but when I netlist it kept giving me an error saying the format for NC_PINS is incorrect. I tried multiple ways, such as without the (), without commas, adding a = and combinations thereof without luck.
I went ahead and added the NC pins to the symbol, but I would still like to know how to do this right for the future.
Here is the procedure to add an NC pin in Capture.
· Add a “NC” property to the part. For the value of the “NC” property, use the pin numbers of the non-electrical pins separated by commas. For example, if you had an 8-pin footprint with the two through-holes being pins 7 and 8, then you would have a 6-pin part on your design with an “NC” property containing the value of 7,8.