Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Who can tell me how to solve it ?
Thank you very mach!
It sounds like you have a place keepout area, and there is a footprint inside the place keepout. Apparently you've found the DRC error itself, and the issue is where you see the bowtie. You should be able to see the problem if you can find the bowtie.
If you can't locate the issue on the PCB, use the Display > Status form. Click on the colored box (in your case, either red or yellow) by "DRC errors" in the DRCs section of the form. This will bring up a report of DRC errors. You can click on the coordinates in the reportto jump to the issue.
If you've already at this point, and you can't figure out what's going on, we need more information to help you. Post a screenshot of the problem. Make sure all subclasses are turned on (Display > Color/Visibility) because the issue could be on a subclass that is turned off, which would make the issue tough to see.
In reply to EvanShultz:
In reply to Lowee:
The problem was fixed, the solution is to set the constraint of package keep out with package_height_min and not package_height_max. With constraint package_height_max, DRC will be automatically generated.
Hope it can help some people.
I have the same problem on a current design, where did you change the constraint values?
can't find it on constraint manager.
I was now able to solve the problem,
i changed the "package_height_min" of the "keepout_top" layer to the actual height of my symbol,
and then changed the "package_height_max" of the "place_bound_top" layer of the symbol to symbol's actual height.
Now, there is no conflict anymore.
contact me if you have further questions
In reply to shatwood:
You have to change properties of shape that you create on your design (if you create it).
1) Select shape with PACKAGE_HEIGHT (min or max) constraint
2) Then right click on shape and select "Property Edit"
3) In Property Edit pop up window, select PACKAGE_HEIGHT_MIN and set the maximum height to place your components
4) Option: if you not sure, you might RESET or DELETE properties you set.
This is like in your house (YOUR BOARD), the PACKAGE_HEIGHT_MIN might be 2.10 meters, if a friend (COMPONENT) come to your house (he tall 2.15 meters) he can't come in...
Hope it can help you !