Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Dr L.: I read your post on the OrCad forum and it looks like you need some good PCB stackup consulting. Talk to your fabricator or hire a consultant to help you. That stackup is not reliable and will produce some noise/crosstalk issues.
Regarding the products. The basic package includes a signal layer routing limitation of 6 layers. Your stackup would not qualify unless you turned off routing on top and bottom.
Specctra is the name of the pcb autorouter from older days -- it remains basically unchanged but renamed in the newer products called PCB Router.
Allegro L will get you more constraint capability but it won't increase layer count. That is a different product "Router Performance"
I have been on the product for more than 15 years and have not *truly* needed the additional routing layers. There are some tricks you can play by turning off routing layers but 6 signal layers covers a *lot* of pcb designs. Power planes and stackup play an important part and contribute to the high layer count like your reference design has.
Here is a link to the Cadence datasheet: http://www.cadence.com/rl/Resources/datasheets/7432_PCB_Designs_FINAL.pdf
In reply to redwire:
In reply to DrLightning:
Working from #4 on your reply backwards.
The stackup? You posted it:
Here is the detail of the reference design layers:
4 signal layers (ML4, ML5, ML6, Bottom) is not consistent with good signal integrity and power integrity practice. 11 layer boards are not standard. Check with your fabricator and / or hire a specialist.
#3) The tricks are complex to write out in one sentence to a newbie on a forum. I'd suggest practicing with the tool for a while and ask specific questions.
#2) No. Router Performance is an option. Perf. L gets you constraints.
#1) 6 signal layers is 6 signal layers. Power planes don't count no matter how hard you try.
just to #1)
- you would place the parts by hand
- you will decide about the stackup of the board (brainwork in collaboration with your boardshop)
- you will fanout (automatically or by hand) just the GND and PWR nets (that means 4-6 layers are done)
- now you disable the done nets from routing and you autoroute the last 4 - 6 layers, that means your actually autorouter will be fine...
Thats the way I understand redwires posts.