Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm fairly new to the OrCad package. I'm trying to create a footprint for a DDR2 IC (MT47H128M16RT-25E:C) I'm going to use in my system. This IC comes in a 84 ball BGA package with 0.45mm ball diameter. What padstack do I use?
I'm using the Package Symbol Wizard. There is something called "Bgapad" in the padstack list, but it's not working, all I get when I'm done with the wizard is a polygon with no pins.
Thanks for the help in advance :)
Well, for now, I'm using the 4MM_RD padstack, with a width of 15.75mils(0.4mm).. It's the same padstack used by the OMAP-L138 footprint that I'm using provided by TI. The balls on the L138 seem to have the same dimensions(or at least within the same range: tolerance levels of 0.55/0.45 on the L138, while the DDR2 IC only states ø= 0.45) with the same pitch(0.8mm).
Someone please let me know if I'm way off. (I'm also fairly new to PCB design in general, as you might have guessed)
In reply to KnowledgeSeek:
The padstacks provided are just sample libraries. If you need a padstack of a different size then use the Pad Designer to create new ones. This way you can design a bga pad to suit. Have a look for c:\cadence\spb16.x\doc\algrolibdev\algrolibdev.pdf for details of pad and footprint creation.