Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm really stumped. I've created artworks a hundred times before and never experienced this problem. I have set my artworks just like I have in the past. I include my board outline and text at the bottom that describes which artwork you are viewing. For some reason, the board outline and the text is not coming out on the gerber data and can't figure out what's going on. I've tried viewing the file in CAM-350 and ViewMate with the same result so I'm pretty sure it's not the viewer. I've included a zip file of screen shots describing what I'm seeing. Any help would be greatly appreciated.
A couple things to check.
1) Does the INNER1 Film Record have an "Undefined line width" defined as "0"? (image provided shows the settings for the BOTTOM Film Record)
2) Do you have a Photoplot Outline defined on Manufacturing / Photoplot_Outline which crops out the board outline and text.
Hope this helps,Mike CatrambonePlexus Engineering Solutions
In reply to mcatramb91:
Mike - Thanks so much!!! Number 1 I was aware of. Number 2 I was not. I love it when I learn something new! You're a pro! Have a great weekend!