Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have a .4mm pitch BGA that will be included on my next design, so I'd like to get set up to use microvias. I thought I could edit the dimensions of an existing thru via to make it a microvia in Pad Designer, but under Parameters/Usage options in Pad Designer, the Microvia option is greyed out.
Am I trying to do this the wrong/hard way? For what it's worth, I'd like to make a 10mil pad with a 4 mil drill for my microvia.
Maybe a better way to ask the question: How do I make a microvia padstack in PCB Designer 16.5?
Thanks in advance for any help. Best Regards.
Not sure why the Microvia is greyed out, but you should be able to do as you suggested. Open up an existing via, save it as you new via and edit the drill diameter and the layers to achieve what you require and save.
The only way to enable the microvia option, that I can tell, is to modify the layer structure of the padstack to make the via blind/buried. Null out the default and bottom layers pads, then insert "layer2" below "begin layer" and the microvia option is enabled.
Not really sure what the microvia option buys you. I have some blind/buried laser drill vias where the microvia option is enabled but it is not checked. Don't recall it being a problem. I guess if the via is a thru via, it cannot be defined as a microvia....no matter how small.
In reply to padmaster:
There are two reasons that this option may be greyed:
The benefit of assgning a padstack to be a micovia is that you can employ a different set of spacing rules. If your spacing rules are the same for bbvia and mircro vias you can don't need to set this padstack optin
Thanks for the responses, everyone.
My problem was that I did not null everything in the "bottom" layer for the via I used as a template.
In reply to mfris: