Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Is there any way to insert a clearance constraint to avoid high voltage clearance violation between different layers.
As i see it must take into acount the layer stackup dielectric thicknesses and make angular geometric clearance calculation between different objects in different layers ?
Maybe any body uses a custom SKILL for that ?
What kind of voltages are we talking about? You may just have to find out what the dielectric withstand voltage of the pcb/prepreg material your are using is and adjust your board thickness / stackup accordingly.
STD FR4 is rated at 20kV/mm. Other pcb material maufacturers may have higher rated products. (Rogers comes to mind).
I know of no z-axis constraint other then identifying specific layers to route the high voltages on. Possibly alternate inner layers to increase the z-axis spacing.
In reply to TH Designs:
In reply to Robyd:
You really need to control z-axis by your stackup. Also, the IPC table does not apply to Z-axis spacing. See the earlier post.
UL 60950 latest edition will show you what the z-axis rules are. They have *recently* changed. If you run 3 cloths of pre-preg you can squeeze down. There are also tests that can be done as proof of compliance that will supercede any printed "rules"
50V spacing can *easily* be met by 2 mil spacing in z axis. Talk to your fabricator about what they can test to.
In reply to redwire:
redwire - thabk you for the reply
in IPC-2221 paragraph 6.3 you can find requirment for Z Axis i Quote
"6.3 Electrical Clearance : Spacing between conductors on individual layers should be maximized whenever possible. The minimum spacing between conductors....... layer to layer conductive spaces (z=axis), and between conductive materials ... and conductors shall be in accordance with table 6-1,....."
redwire :can you kindly share some examples of UL60950 clearance requirments fro PCB layout for Z axis ?
I understand that Allegro does not support Z axis clearance constraints .
About the 2 mil clearance being enough for 50V - this was only an example
BUT sometimes i have up to 1500 v and higher