Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm using SPB16.5, making a schematic with OrCad Capture CIS.
I made a bus named DATA[0:7] and then wired it with DATA0, DATA1....... etc. Now I need another bus named HSI[0:15]. However, instead of naming the signals HSI0, HSI1..........I want to name them WAKE, SEND, FLAG, and other names not related to HSI. Is this possible? I looked in the help files, but the only format I found was the DATA0, DATA1 format. Is there a work around so I can have different names in my bus? Thanks!
You can have multiple netname aliases. Just add them (WAKE, SEND, etc) in addition to the HSIxx names that are still required to identify the bus breakout wires associated with the bus name.
In reply to Roger BFS:
I would recommend using the Netgroup function that was added in 16.5. There are two video's on the usage of a netgroup that will do what you need. http://www.youtube.com/watch?v=VsxU-zlkjAE&feature=plcp and http://www.youtube.com/watch?v=T8MSaKGXPOs&feature=plcp
In reply to steve:
Thanks Steve. I started using netgroups and it's working well.
One unrelated question......when I'm making connections on a schematic I see a red dot to let me know I can end a wire at a pin. Sometimes there is a dot and sometimes not. I like seeing that red dot. How can I make it appear all the time? Thanks!