Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I want to make a symbol for a bus bar that I will use for an upcoming project. Will the following approach work?
What I want to make is a copper strip approx 6.5" long x 0.5" wide that includes 96, 0.040" dia plated holes on a 0.1" x 0.2" spacing grid.
The copper is to be on each layer (for now assume 6 layers) and the holes are to be plated thru and flooded to each layer.
In the symbol editor, I have made the array of holes and put a static solid filled shape around them on each layer. Each hole shows a "pad to shape" DRC which I would expect at this point. When I bring this symbol into the board and edit the shape to attach it to the net, will these DRC's go away? I woud expect to have to assign the net to each layer shape... Correct?
Will this approach work, or am I dreaming......................
In reply to eDave:
Not quite sure where you are going with that. I'd like to make it a library symbol so I can easily reuse it. I have been playing with it most of the day and I am really not making any progress.
I have used the pad array generator to get the 96 holes. Then put a filled shape over the hole area. When I bring this symbol into a board, edit the shape to assign a net to it, all of the holes show drc's and do not connect to the shape electrically.
I'm really considering just making a Captur part with 96 pins, tying them all together and then to the net desired. I can add a new sheet to the schematic just for these parts. Then the whole mess will be netlist driven and the symbol should connect. It just makes the schematic one sheet longer.
I knew exactly how to make this happen in the old version (Layout)................
In reply to TH Designs:
I think what Dave was getting at was to make a "one pin" symbol. Then define a padstack for the one pin that is your 6" pad on all layers. Then get your 96 vias using the hole arrray multi-dril feature in the padstack designer. Think that's what I would try, except for the other posting here regarding the multi-drill and offset problems - -
Luck - -
You can do this as a library symbol with a single pin, you shouldn't need a shape (and, as you have discovered, that won't work very well. Add a through pin 6.5" x 0.5" and use the Multiple drill feature (see attached)
Hmmm. Rows and colmns appear to be limited to 10 x 10. You may need to consider adding the majority of holes as vias.