Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have a connector symbol that has two mounting holes. I want to have an area around the mounting holes where there can be no other components. On the bottom side there shall be no traces, but traces are allowed on the top side.
I have tried many different keepouts and the only errors I ever get are for vias or traces inside the keepout area. I can put a component in there and don't get any error.
I have tried:place outline, Route Keepout, Package keepout, all will allow me to place a part within the keepout area.
Tom - your concept of the usage is correct. I suspect you've already experimented with top/bottom/all with the placement/keepout boundaries? If so, it sounds like the check has been disabled.
Go into Constraint Manager, click on Analyze, Analysis Modes, Design Modes (Package) and see if everything is on.
In reply to redwire:
redwire Tom - your concept of the usage is correct. I suspect you've already experimented with top/bottom/all with the placement/keepout boundaries? If so, it sounds like the check has been disabled.Go into Constraint Manager, click on Analyze, Analysis Modes, Design Modes (Package) and see if everything is on.
I checked the settings you suggested in CM and they are all on except the height one, which I'm not concened with. After spending over an hour trying to get this to work, I'm moving on. I'll use the soldermask around the hole as a visual indicator to me to keep things out of that area.
In reply to TH Designs:
IF you don't mind sending a PM with the files attached or zip them up and post them on the forum I would be glad to look at the issue.
Thanks for the offer, but NDA in place with customer so can't send any board files.
Are all the DRC's are turned on.
In reply to Mstrghettorigg:
Those options were not checked. When I checked them, some drc's came up around the part in question. I'll have to go back into the symbol editor and make some adjustments to the keep out areas. I know what I have on the board will work, I just need to understand what the drc's are telling me. I'm sure it has to do with something I did when making the symbol and trying to get it to have the keep outs I was looking for.
I won't get to it until later today.............